Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> CY7C9537B-BLC

CY7C9537B-BLC

更新时间： 2024-11-11 04:38:11

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		ATM集成电路 SONET集成电路 SDH集成电路电信集成电路电信电路异步传输模式
页数	文件大小	规格书
43页	690K
描述
OC-48/STM-16 Framer-POSIC2G

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C9537B-BLC 技术参数

生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	LBGA,	针数：	50
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.82	应用程序：	ATM;SDH;SONET
JESD-30 代码：	S-XBGA-B50	长度：	37.5 mm
功能数量：	1	端子数量：	50
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	UNSPECIFIED	封装代码：	LBGA
封装形状：	SQUARE	封装形式：	GRID ARRAY, LOW PROFILE
认证状态：	Not Qualified	座面最大高度：	1.57 mm
标称供电电压：	1.8 V	表面贴装：	YES
技术：	CMOS	电信集成电路类型：	ATM/SONET/SDH TRANSCEIVER
温度等级：	COMMERCIAL	端子形式：	BALL
端子节距：	1.27 mm	端子位置：	BOTTOM
宽度：	37.5 mm	Base Number Matches：	1

CY7C9537B-BLC 数据手册

CONFIDENTIAL

CY7C9537B

OC-48/STM-16 Framer–POSIC2G™

• ProgrammableA1A2processingbypassinRxdirection

with frame sync input

Features

• OC-48/STS-48/STM-16, OC-12/STS-12/STM-4,

OC-3/STS3/STM-1rates, concatenatedandnon-concat-

enated

• Complete section overhead (SOH), line overhead

(LOH), and path overhead (POH) processing

• APS extraction, CPU interrupt generation, and

programmable insertion of APS byte

— Complies with ITU-Standards G.707/Y.1322 and

G.783^[1,2]

• Line side APS port interface

— Complies with Bellcore GR253 rev.1, 1997^[3]

• Provision for protection switching on SONET/SDH port

• Programmable PRBS generator and receiver

— Channelized operation: supports 16xSTS-3c/VC4,

4xSTS-12c/VC4-4c, 2xSTS-24c/VC4-8c, and

1xSTS-48c/VC4-16c within OC-48 stream

• Serial port to access line/section data communication

channel (DCC) and voice communication channel

(VCC)

— Supports TUG3 mapping in SDH mode

• Full duplex mapping of ATM cells over SONET/SDH

— Complies with ITU-Standards I.432.2^[4,5,6]

• FullduplexUTOPIA/OIF-SPI(POS-PHY)level3interface

[15,16]

• Full duplex mapping of packet-over-SONET/SDH: IETF

RFC 1619/1662/2615 (HDLC/PPP)^[7,8,9]

• 16-bit/32-bit host CPU interface bus

• JTAG and boundary scan

• Generic Protocol Encapsulator/Decapsulator delin-

eates packets/frames with length-CRC frame construct

• Glue-less interface with Cypress CYS25G0101DX

OC-48 PHY

— Generic Framing Procedure (GFP) per ANSI

T1X1.5^[10,11,12]

• 0.18-µm CMOS, 504-pin BGA package

— GFP 268r1

• +1.8V for core, +3.3V for LVTTL I/O, +1.5V/+3.3V for

HSTL/LVPECL I/O supply, and +0.75V/2.0V reference

— Simple Data Link (SDL) - IETF RFC2823 ^[13]

— Cypress Hybrid Data Transport (HDT) ^[14]

• User-programmable encapsulation

• User-programmable clear channel transport

• User-programmable SONET/SDH bypass

Applications

• Multiservice nodes

• ATM switches and routers

• Packet routers

• Programmable frame tagging engine for packet

preclassification enables such features as

• Multi-service routers

— MPLS label lookup and tagging

— PPP: LCP and NCP tagging

• SONET/SDH add-drop mux for packet/data applications

• SONET/SDH/ATM/POS test equipment

— PPP control packets optionally sent to host CPU

interface

— MAC/layer 3 address look up and tagging

Notes:

1. ITU-T Recommendation G.707. “Network Node Interface for the Synchronous Digital Hierarchy.” 1996.

2. ITU-T Recommendation G.783. “Characteristics of Synchronous Digital Hierarchy (SDH) Equipment Functional Blocks.” 2000.

3. Bellcore Publication GR-253-Core. “Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria.” 1997.

4. ITU-T Recommendation I.432.3. “B-ISDN User-Network Interface—Physical Layer Specification: 1544 kbit/s and 2048 kbit/s operation.” 1999.

5. American National Standards Institute. “Synchronous Optical Network (SONET)—Basic Description including Multiplex Structure, Rates and Formats.” ANSI

T1.105–1995.

6. American National Standards Institute. “Synchronous Optical Network (SONET)—Payload Mappings.” ANSI T1.105.02–1998.

7. Simpson, W. “PPP Over SONET/SDH.” RFC 1619. May 1994.

8. Simpson, W., ed. “PPP in HDLC-like Framing.” RFC 1662. Daydreamer. July 1994.

9. Malis, A. and Simpson, W. “PPP Over SONET/SDH.” RFC 2615. June 1999.

10. Hernandez-Valencia, E. Lucent Technologies. “A Generic Frame Format for Data Over SONET (DoS).” March 2000.

11. Gorshe, C. and Steven. T1X1.5/99-204, T1 105.02. Draft Text for Mapping IEEE 802.3 Ethernet MAC Frames to SONET Payload. July 1999.

12. Hernandez-Valencia, E. Lucent Technologies. T1X1.5/2000-209. “Generic Framing Procedure (GFP) Specification.” October 9–13, 2000.

13. Carlson, J., P. Langner, E.J. Hernandez-Valencia, and J. Manchester. “PPP over Simple Data Link (SDL) using SONET/SDH with ATM-like Framing.” rfc2823.txt,

May 2000.

14. Pankaj, K. “A Hybrid Data Transport Protocol for Optical Networks.” RFC draft-jha-optical-hdt-00.txt. November 2000.

Cypress Semiconductor Corporation

Document #: 38-02079 Rev. *F

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised May 3, 2005

12 3 4 5 6 7...43

中文翻译

下载PDF

与CY7C9537B-BLC相关器件

型号	品牌	获取价格	描述	数据表
CY7C9537B-BLI	CYPRESS	获取价格	OC-48/STM-16 Framer-POSIC2G
CY7C9537-BLC	CYPRESS	获取价格	Telecom IC,
CY7C9538	CYPRESS	获取价格	OC-48/STM-16 Framer with Reconfigurable VC-POSIC2GVC-R
CY7C9538-BLC	CYPRESS	获取价格	OC-48/STM-16 Framer with Reconfigurable VC-POSIC2GVC-R
CY7C9538-BLI	CYPRESS	获取价格	OC-48/STM-16 Framer with Reconfigurable VC-POSIC2GVC-R
CY7C9548-FAC	CYPRESS	获取价格	Telecom IC,
CY7C954ADX-AC	CYPRESS	获取价格	Transceiver, 1-Func, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C954DX-AC	ETC	获取价格	ATM/SONET Transceiver
CY7C955	CYPRESS	获取价格	AX⑩ ATM-SONET/SDH Transceiver
CY7C955-NC	CYPRESS	获取价格	AX⑩ ATM-SONET/SDH Transceiver

与CY7C9537B-BLC相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C9537B-BLC

CY7C9537B-BLC 技术参数

CY7C9537B-BLC 数据手册

与CY7C9537B-BLC相关器件

与CY7C9537B-BLC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C9537B-BLC

CY7C9537B-BLC 技术参数

CY7C9537B-BLC 数据手册

与CY7C9537B-BLC相关器件

与CY7C9537B-BLC相关文章

您还可以找

您在本页遇到什么问题？