5秒后页面跳转
CY7C960-UMB PDF预览

CY7C960-UMB

更新时间: 2024-01-17 00:22:10
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 总线控制器微控制器和处理器外围集成电路数据传输
页数 文件大小 规格书
10页 252K
描述
Low Cost VMEbus Interface Controller Family

CY7C960-UMB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 14 MM, CAVITY-UP, CERAMIC, TQFP-64
针数:64Reach Compliance Code:not_compliant
风险等级:5.89Is Samacsys:N
地址总线宽度:最大数据传输速率:80 MBps
外部数据总线宽度:JESD-30 代码:S-CQFP-G64
JESD-609代码:e0长度:14 mm
湿度敏感等级:3端子数量:64
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QFP
封装等效代码:QFP64,.66SQ,32封装形状:SQUARE
封装形式:FLATPACK峰值回流温度(摄氏度):225
电源:5 V认证状态:Not Qualified
筛选级别:38535Q/M;38534H;883B座面最大高度:3 mm
子类别:Bus Controllers最大压摆率:100 mA
标称供电电压:5 V表面贴装:YES
技术:MOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
uPs/uCs/外围集成电路类型:BUS CONTROLLER, VMEBase Number Matches:1

CY7C960-UMB 数据手册

 浏览型号CY7C960-UMB的Datasheet PDF文件第2页浏览型号CY7C960-UMB的Datasheet PDF文件第3页浏览型号CY7C960-UMB的Datasheet PDF文件第4页浏览型号CY7C960-UMB的Datasheet PDF文件第5页浏览型号CY7C960-UMB的Datasheet PDF文件第6页浏览型号CY7C960-UMB的Datasheet PDF文件第7页 
fax id: 5603  
CY7C960  
CY7C961  
Low Cost VMEbus Interface  
Controller Family  
Features  
Functional Description  
• 80-Mbyte-per-second block transfer rates  
• All VME64 transactions provided, including A64/D64,  
A40/MD32 transfers  
• Auto Slot ID  
• CR/CSR space  
The CY7C960 Slave VMEbus Interface Controller provides the  
board designer with an integrated, full-featured VME64 inter-  
face. This 64-pin device can be programmed to handle every  
transaction defined in the VME64 specification. The CY7C961  
is based upon the CY7C960: additional features include Re-  
mote Master capability whereby the CY7C961 can be com-  
manded to move data as a VMEbus master. The CY7C961 is  
packaged in a 100-pin outline.  
• All standard (Rev C)VMEbustransactions implemented  
• VMEbus Interrupter  
• No local CPU required  
The CY7C960 contains all the circuitry needed to control large  
DRAM arrays and local I/O circuitry without the intervention of  
a local CPU. There are no registers to read or write, no com-  
plex command blocks to be constructed in memory. The  
CY7C960 simply fetches its own configuration parameters  
during the power-on reset period. After reset the CY7C960  
responds appropriately to VMEbus activity and controls local  
circuitry transparently.  
• Programmable from VMEbus, serial PROM, or local bus  
• DRAM controller, including refresh  
• On-chip DMA controller  
• Local I/O controller  
• Flexible VMEbus address scheme  
• User-configured VMEbus response  
• 64-pin TQFP, 10x10mm (CY7C960)  
• 100-pin TQFP, 14x14mm (CY7C961)  
CY7C960 Logic Block Diagram  
REGION[3:0]  
LA [7:1]  
LOCAL ADDRESS  
CONTROLLER  
REGION/  
AM TABLE  
CY7C964CONTROLLER  
AM [5:0]  
LWORD  
POWER-ON  
RESET  
GENERATOR  
SYSRESET*  
CLK  
CHIP SELECT  
OUTPUT PATTERN  
TABLE  
CS[5:0]  
TIMING  
GENERATOR  
AS*  
DS0*  
DS1*  
VME CONTROL  
INTERFACE  
DATA BYTE  
ENABLE  
CONTROLLER  
DBE[3:0]  
LACK*  
DTACK*  
WRITE*  
DATABYTE  
LANE  
DECODER  
REFRESH  
CONTROLLER  
IRQ*  
IACK*  
IACKIN*  
IACKOUT*  
DRAM  
CONTROLLER  
LDEN*  
PREN*  
SWDEN*  
R/W  
VME INTERRUPT  
INTERFACE  
LOCAL  
CONTROL  
CIRCUIT  
c960–1  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
December 1994 – Revised December 4, 1997  

与CY7C960-UMB相关器件

型号 品牌 描述 获取价格 数据表
CY7C961 CYPRESS Low Cost VMEbus Interface Controller Family

获取价格

CY7C961-AC ETC VME/VMS/VXI/VSB Bus Interface/Controller

获取价格

CY7C961-NC CYPRESS Low Cost VMEbus Interface Controller Family

获取价格

CY7C964 CYPRESS Bus Interface Logic Circuit

获取价格

CY7C964A CYPRESS Bus Interface Logic Circuit

获取价格

CY7C964A-ASC CYPRESS Bus Interface Logic Circuit

获取价格