5秒后页面跳转
CY7C1021D-10VXIT PDF预览

CY7C1021D-10VXIT

更新时间: 2024-11-11 12:52:07
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
16页 521K
描述
1-Mbit (64 K × 16) Static RAM

CY7C1021D-10VXIT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:SOJ, SOJ44,.44
Reach Compliance Code:compliantECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:1.39
最长访问时间:10 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J44JESD-609代码:e4
长度:43.815 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:16
湿度敏感等级:3功能数量:1
端子数量:44字数:65536 words
字数代码:64000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:64KX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ44,.44封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:5 V
认证状态:Not Qualified座面最大高度:3.7592 mm
最大待机电流:0.003 A最小待机电流:2 V
子类别:SRAMs最大压摆率:0.08 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:10.16 mm
Base Number Matches:1

CY7C1021D-10VXIT 数据手册

 浏览型号CY7C1021D-10VXIT的Datasheet PDF文件第2页浏览型号CY7C1021D-10VXIT的Datasheet PDF文件第3页浏览型号CY7C1021D-10VXIT的Datasheet PDF文件第4页浏览型号CY7C1021D-10VXIT的Datasheet PDF文件第5页浏览型号CY7C1021D-10VXIT的Datasheet PDF文件第6页浏览型号CY7C1021D-10VXIT的Datasheet PDF文件第7页 
CY7C1021D  
1-Mbit (64 K × 16) Static RAM  
1-Mbit (64  
K × 16) Static RAM  
Features  
Functional Description  
Temperature Ranges:  
Industrial: –40 °C to 85 °C  
Automotive-A: –40 °C to 85 °C  
The CY7C1021D is a high performance CMOS static RAM  
organized as 65,536 words by 16 bits. This device has an  
automatic power down feature that significantly reduces power  
consumption when deselected. The input and output pins (IO0  
through IO15) are placed in a high impedance state when the  
device is deselected (CE HIGH), outputs are disabled (OE  
HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during  
a write operation (CE LOW and WE LOW).  
Pin and Function Compatible with CY7C1021B  
High Speed  
tAA = 10 ns  
Low Active Power  
ICC = 80 mA at 10 ns  
Write to the device by taking Chip Enable (CE) and Write Enable  
(WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data  
from I/O pins (IO0 through IO7), is written into the location  
specified on the address pins (A0 through A15). If Byte High  
Low CMOS Standby Power  
ISB2 = 3 mA  
Enable (BHE) is LOW, then data from I/O pins (IO8 through IO15  
)
is written into the location specified on the address pins (A0  
through A15).  
2.0 V Data Retention  
Automatic Power Down when Deselected  
CMOS for Optimum Speed and Power  
Independent Control of Upper and Lower Bits  
Read from the device by taking Chip Enable (CE) and Output  
Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If  
Byte Low Enable (BLE) is LOW, then data from the memory  
location specified by the address pins appears on IO0 to IO7. If  
Byte High Enable (BHE) is LOW, then data from memory  
appears on IO8 to IO15. See the Truth Table on page 10 for a  
complete description of read and write modes.  
Available in Pb-free 44-pin 400-Mil Wide Molded SOJ and  
44-pin TSOP II Packages  
Logic Block Diagram  
DATA IN DRIVERS  
A7  
A6  
A5  
64K x 16  
A4  
IO0–IO7  
RAM Array  
A3  
A2  
A1  
A0  
IO8–IO15  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Cypress Semiconductor Corporation  
Document Number: 38-05462 Rev. *K  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised March 6, 2012  

CY7C1021D-10VXIT 替代型号

型号 品牌 替代类型 描述 数据表
CY7C1021D-10VXI CYPRESS

完全替代

1-Mbit (64K x 16) Static RAM

与CY7C1021D-10VXIT相关器件

型号 品牌 获取价格 描述 数据表
CY7C1021D-10ZSXE CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021D-10ZSXI CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021D-10ZSXIT CYPRESS

获取价格

Standard SRAM, 64KX16, 10ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY7C1021DV33 CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021DV33_10 CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021DV33-10BAXI CYPRESS

获取价格

Standard SRAM, 64KX16, 10ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM, LEAD FREE, FBGA-48
CY7C1021DV33-10BVXI CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021DV33-10BVXI INFINEON

获取价格

Asynchronous SRAM
CY7C1021DV33-10BVXIT CYPRESS

获取价格

Standard SRAM, 64KX16, 10ns, CMOS, PBGA48, 6 X 8 MM, 1MM HEIGHT, LEAD FREE, VFBGA-48
CY7C1021DV33-10BVXIT INFINEON

获取价格

Asynchronous SRAM