5秒后页面跳转
CY7C1021CV26-15ZSE PDF预览

CY7C1021CV26-15ZSE

更新时间: 2024-11-11 03:04:59
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
9页 183K
描述
1-Mbit (64K x 16) Static RAM

CY7C1021CV26-15ZSE 数据手册

 浏览型号CY7C1021CV26-15ZSE的Datasheet PDF文件第2页浏览型号CY7C1021CV26-15ZSE的Datasheet PDF文件第3页浏览型号CY7C1021CV26-15ZSE的Datasheet PDF文件第4页浏览型号CY7C1021CV26-15ZSE的Datasheet PDF文件第5页浏览型号CY7C1021CV26-15ZSE的Datasheet PDF文件第6页浏览型号CY7C1021CV26-15ZSE的Datasheet PDF文件第7页 
CY7C1021CV26  
1-Mbit (64K x 16) Static RAM  
an automatic power-down feature that significantly reduces  
power consumption when deselected.  
Features  
• Temperature Range  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is  
written into the location specified on the address pins (A0  
through A15). If Byte High Enable (BHE) is LOW, then data  
from I/O pins (I/O9 through I/O16) is written into the location  
specified on the address pins (A0 through A15).  
— Automotive: –40°C to 125°C  
• High speed  
— tAA = 15 ns  
• Optimized voltage range: 2.5V–2.7V  
• Low active power: 360 mW (max.)  
• Automatic power-down when deselected  
• Independent control of upper and lower bits  
• CMOS for optimum speed/power  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing the  
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,  
then data from the memory location specified by the address  
pins will appear on I/O1 to I/O8. If Byte High Enable (BHE) is  
LOW, then data from memory will appear on I/O9 to I/O16. See  
the truth table at the end of this data sheet for a complete  
description of Read and Write modes.  
• Packages offered: 44-pin TSOP II and 44-Lead (400-Mil)  
Molded SOJ  
• Offered in both lead-free and non lead-free packages  
The input/output pins (I/O1 through I/O16) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE  
are disabled (BHE, BLE HIGH), or during a Write operation  
(CE LOW, and WE LOW).  
Functional Description  
The CY7C1021CV26 is a high-performance CMOS static  
RAM organized as 65,536 words by 16 bits. This device has  
Logic Block Diagram  
DATA IN DRIVERS  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
64K x 16  
I/O1–I/O8  
RAM Array  
512 X 2048  
I/O9–I/O16  
A0  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Selection Guide[1]  
CY7C1021CV26-15  
Unit  
ns  
Maximum Access Time  
15  
80  
10  
Maximum Operating Current  
Maximum CMOS Standby Current  
Note:  
mA  
mA  
1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V = V  
, T = 25°C.  
A
CC  
CC(typ.)  
Cypress Semiconductor Corporation  
Document #: 38-05589 Rev. *A  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised March 7, 2005  

CY7C1021CV26-15ZSE 替代型号

型号 品牌 替代类型 描述 数据表
CY7C1021CV26-15ZET CYPRESS

功能相似

Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, TSOP2-44
CY7C1021CV26-15ZE CYPRESS

功能相似

1-Mbit (64K x 16) Static RAM

与CY7C1021CV26-15ZSE相关器件

型号 品牌 获取价格 描述 数据表
CY7C1021CV26-15ZSXE CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021CV26-15ZSXET CYPRESS

获取价格

1-Mbit (64 K × 16) Static RAM
CY7C1021CV33 CYPRESS

获取价格

64K x 16 Static RAM
CY7C1021CV33_06 CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021CV33_08 CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021CV33-10 CYPRESS

获取价格

64K x 16 Static RAM
CY7C1021CV33-10BAC CYPRESS

获取价格

64K x 16 Static RAM
CY7C1021CV33-10BAC ROCHESTER

获取价格

Standard SRAM, 64KX16, 10ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY7C1021CV33-10BACT CYPRESS

获取价格

暂无描述
CY7C1021CV33-10BACT ROCHESTER

获取价格

Standard SRAM, 64KX16, 10ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48