Datasheet > CY7C1010DV33-10ZSXI

CY7C1010DV33-10ZSXI

更新时间： 2024-09-19 14:56:15

品牌	Logo	应用领域
英飞凌 - INFINEON		静态存储器
页数	文件大小	规格书
16页	923K
描述
Asynchronous SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1010DV33-10ZSXI 数据手册

浏览型号CY7C1010DV33-10ZSXI的Datasheet PDF文件第2页

浏览型号CY7C1010DV33-10ZSXI的Datasheet PDF文件第3页

浏览型号CY7C1010DV33-10ZSXI的Datasheet PDF文件第4页

浏览型号CY7C1010DV33-10ZSXI的Datasheet PDF文件第5页

浏览型号CY7C1010DV33-10ZSXI的Datasheet PDF文件第6页

CY7C1010DV33

2-Mbit (256 K × 8) Static RAM

2-Mbit (256

K × 8) Static RAM

Features

Functional Description

■ Pin and function compatible with CY7C1010CV33

The CY7C1010DV33 is a high performance CMOS Static RAM

organized as 256 K words by 8 bits. Easy memory expansion is

provided by an active LOW Chip Enable (CE), an active LOW

Output Enable (OE), and three-state drivers. Writing to the

device is accomplished by taking Chip Enable (CE) and Write

Enable (WE) inputs LOW. Data on the eight I/O pins (I/O₀

through I/O₇) is then written into the location specified on the

address pins (A₀through A₁₇).

■ High speed

❐ t_AA= 10 ns

■ Low active power

❐ I_CC= 90 mA at 10 ns

■ Low CMOS standby power

❐ I_SB2= 10 mA

Reading from the device is accomplished by taking Chip Enable

(CE) and Output Enable (OE) LOW while forcing Write Enable

(WE) HIGH. Under these conditions, the contents of the memory

location specified by the address pins will appear on the I/O pins.

■ 2.0 V data retention

■ Automatic power down when deselected

■ TTL-compatible inputs and outputs

The eight input and output pins (I/O₀through I/O₇) are placed in

a high impedance state when the device is deselected (CE

HIGH), the outputs are disabled (OE HIGH), or during a Write

operation (CE LOW, and WE LOW).

■ Easy memory expansion with CE and OE features

■ Available in Pb-free 36-pin SOJ and 44-pin TSOP II packages

The CY7C1010DV33 is available in 36-pin SOJ and 44-pin

TSOP II packages with center power and ground (revolutionary)

pinout.

For a complete list of related documentation, click here.

Logic Block Diagram

INPUT BUFFER

256K x 8

ARRAY

POWER

DOWN

COLUMN DECODER

Cypress Semiconductor Corporation

Document Number: 001-00062 Rev. *F

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised November 19, 2014

12 3 4 5 6 7...16

中文翻译

下载PDF

与CY7C1010DV33-10ZSXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1010DV33-10ZSXIT	INFINEON	获取价格	Asynchronous SRAM
CY7C1011BV33	CYPRESS	获取价格	128K x 16 Static RAM
CY7C1011BV33-10ZC	CYPRESS	获取价格	Standard SRAM, 128KX16, 10ns, CMOS, PDSO44, TSOP2-44
CY7C1011BV33-12ZC	CYPRESS	获取价格	128K x 16 Static RAM
CY7C1011BV33-12ZI	CYPRESS	获取价格	128K x 16 Static RAM
CY7C1011BV33-15ZC	CYPRESS	获取价格	128K x 16 Static RAM
CY7C1011BV33-15ZCT	CYPRESS	获取价格	Standard SRAM, 128KX16, 15ns, CMOS, PDSO44, TSOP2-44
CY7C1011BV33-15ZI	CYPRESS	获取价格	128K x 16 Static RAM
CY7C1011BV33L-10ZC	CYPRESS	获取价格	Standard SRAM, 128KX16, 10ns, CMOS, PDSO44, TSOP2-44
CY7C1011CV33	CYPRESS	获取价格	128K x 16 Static RAM