5秒后页面跳转
CY62167GN30-45BVXIT PDF预览

CY62167GN30-45BVXIT

更新时间: 2024-11-22 14:56:43
品牌 Logo 应用领域
英飞凌 - INFINEON 静态存储器
页数 文件大小 规格书
18页 581K
描述
Asynchronous SRAM

CY62167GN30-45BVXIT 数据手册

 浏览型号CY62167GN30-45BVXIT的Datasheet PDF文件第2页浏览型号CY62167GN30-45BVXIT的Datasheet PDF文件第3页浏览型号CY62167GN30-45BVXIT的Datasheet PDF文件第4页浏览型号CY62167GN30-45BVXIT的Datasheet PDF文件第5页浏览型号CY62167GN30-45BVXIT的Datasheet PDF文件第6页浏览型号CY62167GN30-45BVXIT的Datasheet PDF文件第7页 
CY62167GN30 MoBL  
16-Mbit (1M × 16/2M × 8) Static RAM  
16-Mbit (1M  
× 16/2M × 8) Static RAM  
More Battery Life™ (MoBL®) in portable applications such as  
cellular telephones. The device also has an automatic power  
down feature that reduces power consumption by 99 percent  
when addresses are not toggling. Place the device into standby  
mode when deselected (CE1 HIGH or CE2 LOW or both BHE and  
Features  
Ultra-low standby power  
Typical standby current: 1.5 A  
Maximum standby current: 8 A  
BLE are HIGH). The input and output pins (I/O0 through I/O15  
)
TSOP I package configurable as 1M × 16 or 2M × 8 SRAM  
are placed in a high impedance state when: the device is  
deselected (CE1 HIGH or CE2 LOW), outputs are disabled (OE  
HIGH), both Byte High Enable and Byte Low Enable are disabled  
(BHE, BLE HIGH), or a write operation is in progress (CE1 LOW,  
CE2 HIGH and WE LOW).  
Very high speed: 45 ns  
Temperature ranges  
Industrial: –40 °C to +85 °C  
To write to the device, take Chip Enables (CE1 LOW and CE2  
HIGH) and Write Enable (WE) input LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O0 through I/O7) is  
written into the location specified on the address pins (A0 through  
Wide voltage range: 2.2 V to 3.6 V  
Easy memory expansion with CE1, CE2, and OE Features  
Automatic power-down when deselected  
A19). If Byte High Enable (BHE) is LOW, then data from the I/O  
pins (I/O8 through I/O15) is written into the location specified on  
the address pins (A0 through A19).  
CMOS for optimum speed and power  
Offered in Pb-free 48-ball VFBGA and 48-pin TSOP I packages  
To read from the device, take Chip Enables (CE1 LOW and CE2  
HIGH) and Output Enable (OE) LOW while forcing the Write  
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data  
from the memory location specified by the address pins appears  
on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from  
memory appears on I/O8 to I/O15. See Truth Table on page 12  
for a complete description of read and write modes.  
Functional Description  
The CY62167GN30 is a high performance CMOS static RAM  
organized as 1M words by 16 bits or 2M words by 8 bits. This  
device features an advanced circuit design that provides an ultra  
low active current. Ultra low active current is ideal for providing  
Logic Block Diagram  
DATA IN DRIVERS  
A10  
A 9  
A 8  
A 7  
A 6  
A 5  
1M × 16/2M × 8  
RAM Array  
I/O0–I/O7  
A 4  
I/O8–I/O15  
A 3  
A 2  
A 1  
A 0  
COLUMN DECODER  
BYTE  
BHE  
WE  
CE2  
CE  
CE2  
1
PowerDown  
Circuit  
CE  
1
OE  
BHE  
BLE  
BLE  
Cypress Semiconductor Corporation  
Document Number: 002-28515 Rev. *A  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised March 16, 2020  

与CY62167GN30-45BVXIT相关器件

型号 品牌 获取价格 描述 数据表
CY62167GN30-45ZXI CYPRESS

获取价格

16-Mbit (1M × 16/2M × 8) Static RAM
CY62167GN30-45ZXI INFINEON

获取价格

Asynchronous SRAM
CY62167GN30-45ZXIT CYPRESS

获取价格

16-Mbit (1M × 16/2M × 8) Static RAM
CY62167GN30-45ZXIT INFINEON

获取价格

Asynchronous SRAM
CY62167GN-45ZXI CYPRESS

获取价格

16-Mbit (1M × 16/2M × 8) Static RAM
CY62167GN-45ZXIT CYPRESS

获取价格

16-Mbit (1M × 16/2M × 8) Static RAM
CY62168DV3_06 CYPRESS

获取价格

16-Mbit (2M x 8) MoBL㈢ Static RAM
CY62168DV30 CYPRESS

获取价格

16-Mbit (2048K x 8) Static RAM
CY62168DV30_09 CYPRESS

获取价格

16-Mbit (2M x 8) MoBL Static RAM
CY62168DV30_10 CYPRESS

获取价格

16-Mbit (2M x 8) MoBL? Static RAM