5秒后页面跳转
捷配首页

Datasheet > CY62167DV18LL-55BVXI
CY62167DV18LL-55BVXI PDF预览

CY62167DV18LL-55BVXI

更新时间： 2024-11-05 03:08:43
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
11页 544K
描述
16-Mbit (1M x 16) Static RAM

阅读下载

中文翻译

获取价格

CY62167DV18LL-55BVXI 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：BGA包装说明：VFBGA, BGA48,6X8,30
针数：48Reach Compliance Code：unknown
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
Factory Lead Time：1 week风险等级：5.77
最长访问时间：55 nsI/O 类型：COMMON
JESD-30 代码：R-PBGA-B48JESD-609代码：e1
长度：9.5 mm内存密度：16777216 bit
内存集成电路类型：STANDARD SRAM内存宽度：16
湿度敏感等级：3功能数量：1
端子数量：48字数：1048576 words
字数代码：1000000工作模式：ASYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：1MX16输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：VFBGA
封装等效代码：BGA48,6X8,30封装形状：RECTANGULAR
封装形式：GRID ARRAY, VERY THIN PROFILE, FINE PITCH并行/串行：PARALLEL
电源：1.8 V认证状态：Not Qualified
座面最大高度：1 mm最大待机电流：0.00001 A
最小待机电流：1 V子类别：SRAMs
最大压摆率：0.03 mA最大供电电压 (Vsup)：1.95 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Silver/Copper (Sn/Ag/Cu)
端子形式：BALL端子节距：0.75 mm
端子位置：BOTTOM宽度：8 mm
Base Number Matches：1

CY62167DV18LL-55BVXI 数据手册

 浏览型号CY62167DV18LL-55BVXI的Datasheet PDF文件第2页浏览型号CY62167DV18LL-55BVXI的Datasheet PDF文件第3页浏览型号CY62167DV18LL-55BVXI的Datasheet PDF文件第4页浏览型号CY62167DV18LL-55BVXI的Datasheet PDF文件第5页浏览型号CY62167DV18LL-55BVXI的Datasheet PDF文件第6页浏览型号CY62167DV18LL-55BVXI的Datasheet PDF文件第7页 
CY62167DV18 MoBL®  
16-Mbit (1M x 16) Static RAM  
consumption by more than 99% when deselected (CE1 HIGH  
or CE2 LOW or both BHE and BLE are HIGH). The input and  
output pins (IO0 through IO15) are placed in a high impedance  
state when:  
Features  
• Very high speed: 55 ns  
• Wide voltage range: 1.65V–1.95V  
• Ultra low active power  
• Deselected (CE1 HIGH or CE2 LOW)  
• Outputs are disabled (OE HIGH)  
— Typical active current: 1.5 mA @ f = 1 MHz  
— Typical active current: 15 mA @ f = fmax  
• Ultra low standby power  
• Both Byte High Enable (BHE) and Byte Low Enable (BLE)  
are disabled (BHE, BLE HIGH)  
• Write operation is active (CE1 LOW, CE2 HIGH and WE  
LOW)  
• Easy memory expansion with CE1, CE2, and OE features  
• Automatic power down when deselected  
• CMOS for optimum speed and power  
• Available in Pb-free 48-ball VFBGA package  
To write to the device, take Chip Enables (CE1 LOW and CE2  
HIGH) and Write Enable (WE) input LOW. If BLE is LOW, then  
data from IO pins (IO0 through IO7) is written into the location  
specified on the address pins (A0 through A19). If BHE is LOW  
then data from IO pins (IO8 through IO15) is written into the  
location specified on the address pins (A0 through A19).  
Functional Description[1]  
The CY62167DV18 is a high performance CMOS static RAM  
organized as 1M words by 16 bits. This device features  
advanced circuit design to provide ultra low active current.  
This is ideal for providing More Battery Life™ (MoBL®) in  
portable applications such as cellular telephones. The device  
also has an automatic power down feature that significantly  
reduces power consumption by 99% when addresses are not  
toggling. Placing the device into standby mode reduces power  
To read from the device, take Chip Enables (CE1 LOW and  
CE2 HIGH) and OE LOW while forcing the WE HIGH. If BLE  
is LOW, then data from the memory location specified by the  
address pins appear on IO0 to IO7. If BHE is LOW, then data  
from memory appears on IO8 to IO15. See the “Truth Table” on  
page 9 for a complete description of read and write modes.  
Logic Block Diagram  
DATA IN DRIVERS  
A10  
A 9  
A 8  
A 7  
A 6  
A 5  
A 4  
A 3  
1M × 16  
RAM Array  
IO0–IO7  
IO8–IO15  
A 2  
A 1  
A 0  
COLUMN DECODER  
BYTE  
BHE  
WE  
CE2  
CE1  
OE  
PowerDown  
Circuit  
BLE  
CE2  
CE1  
BHE  
BLE  
Note  
1. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” at http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05326 Rev. *C  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised April 25, 2007  
1234567...11

中文翻译

下载PDF

与CY62167DV18LL-55BVXI相关器件

型号 品牌 获取价格 描述 数据表
CY62167DV18LL-55BVXIT CYPRESS

获取价格

 		Standard SRAM, 1MX16, 55ns, CMOS, PBGA48, 8 X 9.50 MM, 1 MM HEIGHT, LEAD FREE, BGA-48
CY62167DV18LL-70 CYPRESS

获取价格

 		16M (1024K x 16) Static RAM
CY62167DV20 CYPRESS

获取价格

 		16-Mb (1024K x 16) Static RAM
CY62167DV20L CYPRESS

获取价格

 		16-Mb (1024K x 16) Static RAM
CY62167DV20L-55BVI CYPRESS

获取价格

 		16-Mb (1024K x 16) Static RAM
CY62167DV20L-70BVI CYPRESS

获取价格

 		16-Mb (1024K x 16) Static RAM
CY62167DV20LL CYPRESS

获取价格

 		16-Mb (1024K x 16) Static RAM
CY62167DV20LL-55BVI CYPRESS

获取价格

 		16-Mb (1024K x 16) Static RAM
CY62167DV20LL-70BVI CYPRESS

获取价格

 		16-Mb (1024K x 16) Static RAM
CY62167DV30 CYPRESS

获取价格

 		16-Mbit (1M x 16) Static RAM

与CY62167DV18LL-55BVXI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证