Datasheet > CY62167DV18LL-70

CY62167DV18LL-70

更新时间： 2024-01-10 19:25:01

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
11页	163K
描述
16M (1024K x 16) Static RAM

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY62167DV18LL-70 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	BGA	包装说明：	8 X 9.50 MM, 1 MM HEIGHT, BGA-48
针数：	48	Reach Compliance Code：	not_compliant
ECCN代码：	3A991.B.2.A	HTS代码：	8542.32.00.41
Factory Lead Time：	1 week	风险等级：	5.78
最长访问时间：	70 ns	I/O 类型：	COMMON
JESD-30 代码：	R-PBGA-B48	JESD-609代码：	e0
长度：	9.5 mm	内存密度：	16777216 bit
内存集成电路类型：	STANDARD SRAM	内存宽度：	16
功能数量：	1	端子数量：	48
字数：	1048576 words	字数代码：	1000000
工作模式：	ASYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	1MX16
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	VFBGA	封装等效代码：	BGA48,6X8,30
封装形状：	RECTANGULAR	封装形式：	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
并行/串行：	PARALLEL	电源：	1.8 V
认证状态：	Not Qualified	座面最大高度：	1 mm
最大待机电流：	0.00001 A	最小待机电流：	1 V
子类别：	SRAMs	最大压摆率：	0.025 mA
最大供电电压 (Vsup)：	1.95 V	最小供电电压 (Vsup)：	1.65 V
标称供电电压 (Vsup)：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	BALL
端子节距：	0.75 mm	端子位置：	BOTTOM
宽度：	8 mm

CY62167DV18LL-70 数据手册

CY62167DV18

MoBL2™

PRELIMINARY

16M (1024K x 16) Static RAM

toggling. The device can be put into standby mode reducing

power consumption by more than 99% when deselected Chip

Enable 1 (CE₁) HIGH or Chip Enable 2 (CE₂) LOW or both

BHE and BLE are HIGH. The input/output pins (I/O₀through

I/O₁₅) are placed in a high-impedance state when: deselected

Chip Enable 1 (CE₁) HIGH or Chip Enable 2 (CE₂) LOW,

outputs are disabled (OE HIGH), both Byte High Enable and

Byte Low Enable are disabled (BHE, BLE HIGH) or during a

write operation (Chip Enable 1 (CE₁) LOW and Chip Enable 2

(CE₂) HIGH and WE LOW).

Features

• Very high speed: 55 ns and 70 ns

• Voltage range: 1.65V to 1.95V

• Ultra-low active power

— Typical active current: 1.5 mA @ f = 1 MHz

— Typical active current: 15 mA @ f = f_MAX

• Ultra-low standby power

• Easy memory expansion with CE</>_{1</>, CE2</> and OE</>}

features

Writing to the device is accomplished by taking Chip Enable 1

(CE₁) LOW and Chip Enable 2 (CE₂) HIGH and Write Enable

(WE) input LOW. If Byte Low Enable (BLE) is LOW, then das

pins (A₀through A₁₉). If Byte High Enable (BHE) is LOW, then

data from I/O pins (I/O₈through I/O₁₅) is written into the

location specified on the ad

• Automatic power-down when deselected

• CMOS for optimum speed/power

• Packages offered in a 48-ball FBGA

Functional Description^[1]

Reading from the device is accomplished by taking Chip

Enable 1 (CE₁) LOW and Chip Enable 2 (CE₂) HIGH and

Output Enable (OE) LOW while forcing the Write Enable (WE)

HIGH. If Byte Low Enable (<>O₇. If Byte High Enable (BHE)

The CY62167DV18 is a high-performance CMOS static RAM

organized as 1024K words by 16 bits. This device features

advanced circuit design to provide ultra-low active current.

This is ideal for providing More Battery Life (MoBL^®) in

portable applications such as cellular telephones. The device

also has an automatic power-down feature that significantly

reduces power consumption by 99% when addresses are not

is LOW, then data from memory will appear on I/O₈to I/O₁₅

See the truth table at the back of this data sheet for a complete

description of read and write modes.

Logic Block Diagram

DATA IN DRIVERS

A₁₀

A ₉

A ₈

A ₇

A ₆

A ₅

A ₄

A ₃

1024K x 16

RAM ARRAY

2048 x 512 x 16

I/O₀–I/O₇

I/O₈–I/O₁₅

A ₂

A ₁

A ₀

COLUMN DECODER

BHE

CE₂

CE₁

BLE

Po we r-d o wn

Circ uit

CE₂

CE₁

BHE

BLE

Note:

1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.

Cypress Semiconductor Corporation

Document #: 38-05326 Rev. *A

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised February 10, 2003

12 3 4 5 6 7...11

中文翻译

下载PDF

与CY62167DV18LL-70相关器件

型号	品牌	获取价格	描述	数据表
CY62167DV20	CYPRESS	获取价格	16-Mb (1024K x 16) Static RAM
CY62167DV20L	CYPRESS	获取价格	16-Mb (1024K x 16) Static RAM
CY62167DV20L-55BVI	CYPRESS	获取价格	16-Mb (1024K x 16) Static RAM
CY62167DV20L-70BVI	CYPRESS	获取价格	16-Mb (1024K x 16) Static RAM
CY62167DV20LL	CYPRESS	获取价格	16-Mb (1024K x 16) Static RAM
CY62167DV20LL-55BVI	CYPRESS	获取价格	16-Mb (1024K x 16) Static RAM
CY62167DV20LL-70BVI	CYPRESS	获取价格	16-Mb (1024K x 16) Static RAM
CY62167DV30	CYPRESS	获取价格	16-Mbit (1M x 16) Static RAM
CY62167DV30_06	CYPRESS	获取价格	16-Mbit (1M x 16) Static RAM
CY62167DV30_09	CYPRESS	获取价格	16-Mbit (1M x 16) Static RAM

与CY62167DV18LL-70相关文章

解读BAT54A数据手册：全面解析产品特性与应用
2024-06-17

4
LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

18
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

24
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

13

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62167DV18LL-70

CY62167DV18LL-70 技术参数

CY62167DV18LL-70 数据手册

与CY62167DV18LL-70相关器件

与CY62167DV18LL-70相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62167DV18LL-70

CY62167DV18LL-70 技术参数

CY62167DV18LL-70 数据手册

与CY62167DV18LL-70相关器件

与CY62167DV18LL-70相关文章

您还可以找

您在本页遇到什么问题？