5秒后页面跳转
CY62167DV30 PDF预览

CY62167DV30

更新时间: 2024-11-23 23:13:59
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
12页 266K
描述
16-Mbit (1M x 16) Static RAM

CY62167DV30 数据手册

 浏览型号CY62167DV30的Datasheet PDF文件第2页浏览型号CY62167DV30的Datasheet PDF文件第3页浏览型号CY62167DV30的Datasheet PDF文件第4页浏览型号CY62167DV30的Datasheet PDF文件第5页浏览型号CY62167DV30的Datasheet PDF文件第6页浏览型号CY62167DV30的Datasheet PDF文件第7页 
CY62167DV30  
MoBL  
16-Mbit (1M x 16) Static RAM  
reduces power consumption by 99% when addresses are not  
toggling. The device can also be put into standby mode when  
deselected (CE1 HIGH or CE2 LOW or both BHE and BLE are  
HIGH). The input/output pins (I/O0 through I/O15) are placed  
in a high-impedance state when: deselected (CE1HIGH or CE2  
LOW), outputs are disabled (OE HIGH), both Byte High  
Enable and Byte Low Enable are disabled (BHE, BLE HIGH),  
or during a Write operation (CE1 LOW, CE2 HIGH and WE  
LOW).  
Writing to the device is accomplished by taking Chip Enables  
(CE1 LOW and CE2 HIGH) and Write Enable (WE) input LOW.  
If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0  
through I/O7), is written into the location specified on the  
address pins (A0 through A19). If Byte High Enable (BHE) is  
LOW, then data from I/O pins (I/O8 through I/O15) is written into  
the location specified on the address pins (A0 through A19).  
Features  
• Very high speed: 55 ns  
• Wide voltage range: 2.20V – 3.60V  
• Ultra-low active power  
— Typical active current: 2 mA @ f = 1 MHz  
— Typical active current: 15 mA @ f = fmax  
• Ultra-low standby power  
• Easy memory expansion with CE1, CE2, and OE  
features  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
• Packages offered in a 48-ball BGA and 48-pin TSOPI  
Reading from the device is accomplished by taking Chip  
Enables (CE1 LOW and CE2 HIGH) and Output Enable (OE)  
LOW while forcing the Write Enable (WE) HIGH. If Byte Low  
Enable (BLE) is LOW, then data from the memory location  
specified by the address pins will appear on I/O0 to I/O7. If Byte  
High Enable (BHE) is LOW, then data from memory will appear  
on I/O8 to I/O15. See the truth table at the back of this data  
sheet for a complete description of Read and Write modes.  
Functional Description[1]  
The CY62167DV30 is a high-performance CMOS static RAM  
organized as 1M words by 16 bits. This device features  
advanced circuit design to provide ultra-low active current.  
This is ideal for providing More Battery Life(MoBL) in  
portable applications such as cellular telephones. The device  
also has an automatic power-down feature that significantly  
Logic Block Diagram  
DATA IN DRIVERS  
A10  
A 9  
A 8  
A 7  
A 6  
A 5  
A 4  
A 3  
1M × 16  
RAM Array  
I/O0 – I/O7  
I/O8 – I/O15  
A 2  
A 1  
A 0  
COLUMN DECODER  
BHE  
WE  
CE2  
CE  
1
OE  
BLE  
Power-down  
Circuit  
CE2  
BHE  
BLE  
CE  
1
Note:  
1. For best-practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Document #: 38-05328 Rev. *E  
Revised June 21, 2004  

与CY62167DV30相关器件

型号 品牌 获取价格 描述 数据表
CY62167DV30_06 CYPRESS

获取价格

16-Mbit (1M x 16) Static RAM
CY62167DV30_09 CYPRESS

获取价格

16-Mbit (1M x 16) Static RAM
CY62167DV30_10 CYPRESS

获取价格

16-Mbit (1M x 16) Static RAM
CY62167DV30L-55BVI CYPRESS

获取价格

16-Mbit (1M x 16) Static RAM
CY62167DV30L-55BVI ROCHESTER

获取价格

1MX16 STANDARD SRAM, 55ns, PBGA48, 8 X 9.50 MM, 1 MM HEIGHT, VFBGA-48
CY62167DV30L-55BVIT CYPRESS

获取价格

Standard SRAM, 1MX16, 55ns, CMOS, PBGA48, 8 X 9.50 MM, 1 MM HEIGHT, VFBGA-48
CY62167DV30L-55ZI CYPRESS

获取价格

16-Mbit (1M x 16) Static RAM
CY62167DV30L-70BVI CYPRESS

获取价格

16-Mbit (1M x 16) Static RAM
CY62167DV30L-70BVI ROCHESTER

获取价格

1MX16 STANDARD SRAM, 70ns, PBGA48, 8 X 9.50 MM, 1 MM HEIGHT, VFBGA-48
CY62167DV30L-70ZI CYPRESS

获取价格

16-Mbit (1M x 16) Static RAM