Datasheet > CY62148EV30

CY62148EV30

更新时间： 2024-02-12 05:03:10

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
12页	1007K
描述
4-Mbit (512K x 8) Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY62148EV30 数据手册

CY62148EV30 MoBL^®

4-Mbit (512K x 8) Static RAM

Functional Description ^[2]

Features

• Very high speed: 45 ns

The CY62148EV30 is a high performance CMOS static RAM

organized as 512K words by 8 bits. This device features

advanced circuit design to provide ultra low active current.

This is ideal for providing More Battery Life™ (MoBL^®) in

portable applications such as cellular telephones. The device

also has an automatic power down feature that significantly

reduces power consumption. Placing the device into standby

mode reduces power consumption by more than 99% when

deselected (CE HIGH). The eight input and output pins (IO₀

through IO₇) are placed in a high impedance state when the

device is deselected (CE HIGH), the outputs are disabled (OE

HIGH), or during a write operation (CE LOW and WE LOW).

— Wide voltage range: 2.20V – 3.60V

• Pin compatible with CY62148DV30

• Ultra low standby power

— Typical standby current: 1 µA

— Maximum standby current: 7 µA (Industrial)

• Ultra low active power

— Typical active current: 2 mA @ f = 1 MHz

• Easy memory expansion with CE, and OE features

• Automatic power down when deselected

• CMOS for optimum speed and power

To write to the device, take Chip Enable (CE) and Write Enable

(WE) inputs LOW. Data on the eight IO pins (IO₀through IO₇)

is then written into the location specified on the address pins

(A₀through A₁₈).

• Available in Pb-free 36-ball VFBGA, 32-pin TSOP II and

32-pin SOIC ^[1]packages

To read from the device, take Chip Enable (CE) and Output

Enable (OE) LOW while forcing Write Enable (WE) HIGH.

Under these conditions, the contents of the memory location

specified by the address pins appear on the IO pins.

Logic Block Diagram

INPUT BUFFER

512K x 8

ARRAY

POWER

DOWN

COLUMN DECODER

Notes

1. SOIC package is available only in 55 ns speed bin.

2. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” at http://www.cypress.com.

Cypress Semiconductor Corporation

Document #: 38-05576 Rev. *F

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised April 18, 2007

[+] Feedback

12 3 4 5 6 7...12

中文翻译

下载PDF

与CY62148EV30相关器件

型号	品牌	获取价格	描述	数据表
CY62148EV30_09	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148EV30_12	CYPRESS	获取价格	4-Mbit (512 K Ã 8) Static RAM
CY62148EV30LL	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148EV30LL-45BVI	CYPRESS	获取价格	4-Mbit (512 K Ã 8) Static RAM
CY62148EV30LL-45BVI	INFINEON	获取价格	Asynchronous SRAM
CY62148EV30LL-45BVIT	INFINEON	获取价格	Asynchronous SRAM
CY62148EV30LL-45BVXI	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148EV30LL-45BVXI	INFINEON	获取价格	Asynchronous SRAM
CY62148EV30LL-45BVXIT	INFINEON	获取价格	Asynchronous SRAM
CY62148EV30LL-45ZSXA	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM

与CY62148EV30相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

36
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

86
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

73
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

76

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62148EV30

CY62148EV30 数据手册

与CY62148EV30相关器件

与CY62148EV30相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62148EV30

CY62148EV30 数据手册

与CY62148EV30相关器件

与CY62148EV30相关文章

您还可以找

您在本页遇到什么问题？