Datasheet > CY62148G18-55ZSXI

CY62148G18-55ZSXI

更新时间： 2024-11-06 14:56:11

品牌	Logo	应用领域
英飞凌 - INFINEON		静态存储器
页数	文件大小	规格书
17页	489K
描述
Asynchronous SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY62148G18-55ZSXI 数据手册

浏览型号CY62148G18-55ZSXI的Datasheet PDF文件第2页

浏览型号CY62148G18-55ZSXI的Datasheet PDF文件第3页

浏览型号CY62148G18-55ZSXI的Datasheet PDF文件第4页

浏览型号CY62148G18-55ZSXI的Datasheet PDF文件第5页

浏览型号CY62148G18-55ZSXI的Datasheet PDF文件第6页

浏览型号CY62148G18-55ZSXI的Datasheet PDF文件第7页

CY62148G MoBL^®

4-Mbit (512K words × 8 bit) Static RAM

with Error-Correcting Code (ECC)

4-Mbit (512K words

× 8 bit) Static RAM with Error-Correcting Code (ECC)

Device is accessed by asserting the chip enable (CE) input LOW.

Data writes are performed by asserting the Write Enable (WE)

input LOW, while providing the data on I/O₀through I/O₇and

address on A₀through A₁₈pins.

Features

■ High speed: 45 ns/55 ns

■ Ultra-low standby power

Data reads are performed by asserting the Output Enable (OE)

input and providing the required address on the address lines.

Read data is accessible on the I/O lines (I/O₀through I/O₇).

❐ Typical standby current: 3.5 A

❐ Maximum standby current: 8.7 A

■ Embedded ECC for single-bit error correction^[1]

All I/Os (I/O₀through I/O₇) are placed in a HI-Z state when the

device is deselected (CE HIGH or control signal OE is

de-asserted).

■ Wide voltage range: 1.65V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

■ 1.0-V data retention

See the Truth Table – CY62148G on page 12 for a complete

description of read and write modes.

■ TTL-compatible inputs and outputs

■ Pb-free 32-pin SOIC and 32-pin TSOP II packages

The logic block diagrams are on page 2.

Functional Description

CY62148G is a high-performance CMOS low-power (MoBL)

SRAM device with embedded ECC^[1]. This device is offered

multiple pin configurations.

Logic Block Diagram – CY62148G

DATA_IN

ECC ENCODER

DRIVERS

I/O₀-I/O₇

512K x 8

RAM ARRAY

COLUMN DECODER

Note

1. This device does not support automatic write-back on error detection.

Cypress Semiconductor Corporation

Document Number: 001-95415 Rev. *E

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised December 1, 2017

12 3 4 5 6 7...17

中文翻译

下载PDF

与CY62148G18-55ZSXI相关器件

型号	品牌	获取价格	描述	数据表
CY62148G18-55ZSXIT	CYPRESS	获取价格	4-Mbit (512K words Ã 8 bit) Static RAM with
CY62148G18-55ZSXIT	INFINEON	获取价格	Asynchronous SRAM
CY62148G30-45SXI	CYPRESS	获取价格	Standard SRAM, 512KX8, 45ns, CMOS, PDSO32, SOIC-32
CY62148G30-45SXI	INFINEON	获取价格	Asynchronous SRAM
CY62148G30-45SXIT	CYPRESS	获取价格	4-Mbit (512K words Ã 8 bit) Static RAM with
CY62148G30-45ZAXI	INFINEON	获取价格	4Mb 3.0V Industrial 45ns x8 parallel MoBL? SRAM with ECC in 32-pin sTSOP
CY62148G30-45ZSXI	CYPRESS	获取价格	4-Mbit (512K words Ã 8 bit) Static RAM with
CY62148G30-45ZSXI	INFINEON	获取价格	Asynchronous SRAM
CY62148G30-45ZSXIT	CYPRESS	获取价格	4-Mbit (512K words Ã 8 bit) Static RAM with
CY62148G-45SXI	CYPRESS	获取价格	4-Mbit (512K words Ã 8 bit) Static RAM with