Datasheet > CY62137FV30LL-45ZSXIT

CY62137FV30LL-45ZSXIT

更新时间： 2024-11-25 14:56:19

品牌	Logo	应用领域
英飞凌 - INFINEON		静态存储器
页数	文件大小	规格书
18页	577K
描述
Asynchronous SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY62137FV30LL-45ZSXIT 数据手册

浏览型号CY62137FV30LL-45ZSXIT的Datasheet PDF文件第2页

浏览型号CY62137FV30LL-45ZSXIT的Datasheet PDF文件第3页

浏览型号CY62137FV30LL-45ZSXIT的Datasheet PDF文件第4页

浏览型号CY62137FV30LL-45ZSXIT的Datasheet PDF文件第5页

浏览型号CY62137FV30LL-45ZSXIT的Datasheet PDF文件第6页

浏览型号CY62137FV30LL-45ZSXIT的Datasheet PDF文件第7页

CY62137FV30 MoBL^®

2-Mbit (128 K × 16) Static RAM

2-Mbit (128

K × 16) Static RAM

Features

Functional Description

■ Very high speed: 45

The CY62137FV30 is a high performance CMOS static RAM

organized as 128K words by 16 bits. This device features

advanced circuit design to provide ultra low active current. This

is ideal for providing More Battery Life™ (MoBL^®) in portable

applications such as cellular telephones. The device also has an

automatic power down feature that significantly reduces power

consumption when addresses are not toggling. Placing the

device into standby mode reduces power consumption by more

than 99% when deselected (CE HIGH or both BLE and BHE are

HIGH). The input and output pins (I/O₀through I/O₁₅) are placed

in a high impedance state in the following conditions when the

device is deselected (CE HIGH), the outputs are disabled (OE

HIGH), both the Byte High Enable and the Byte Low Enable are

disabled (BHE, BLE HIGH), or during an active write operation

(CE LOW and WE LOW).

■ Temperature ranges

❐ Industrial: –40 °C to +85 °C

■ Wide voltage range: 2.20 V–3.60 V

■ Pin

compatible

with

CY62137CV/CV25/CV30/CV33,

CY62137V, and CY62137EV30

■ Ultra low standby power

❐ Typical standby current: 1 A

❐ Maximum standby current: 5 A (Industrial)

■ Ultra low active power

❐ Typical active current: 1.6 mA at f = 1 MHz (45 ns speed)

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

Write to the device by taking Chip Enable (CE) and Write Enable

(WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data

from I/O pins (I/O₀through I/O₇) is written into the location

specified on the address pins (A₀through A₁₆). If Byte High

Enable (BHE) is LOW, then data from I/O pins (I/O₈through

I/O₁₅) is written into the location specified on the address pins

(A₀through A₁₆).

■ Complementary metal oxide semiconductor (CMOS) for

optimum speed and power

■ Byte power down feature

■ Available in Pb free 48-ball very fine-pitch ball grid array

(VFBGA) and 44-pin thin small outline package (TSOP) II

package

Read from the device by taking Chip Enable (CE) and Output

Enable (OE) LOW, while forcing the Write Enable (WE) HIGH. If

Byte Low Enable (BLE) is LOW, then data from the memory

location specified by the address pins appear on I/O₀to I/O₇. If

Byte High Enable (BHE) is LOW, then data from memory

appears on I/O₈to I/O₁₅. See the Truth Table on page 11 for a

complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram

DATA IN DRIVERS

A₁₀

A₉

A₈

A₇

A₆

A₅

A₄

A₃

A₂

A₁

A₀

128K x 16

RAM Array

I/O₀–I/O₇

I/O₈–I/O₁₅

BHE

COLUMN DECODER

POWER DOWN

CIRCUIT

BLE

BHE

BLE

Cypress Semiconductor Corporation

Document Number: 001-07141 Rev. *P

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised January 5, 2015

12 3 4 5 6 7...18

中文翻译

下载PDF

与CY62137FV30LL-45ZSXIT相关器件

型号	品牌	获取价格	描述	数据表
CY62137FV30LL-55ZSXE	CYPRESS	获取价格	2-Mbit (128K x 16) Static RAM
CY62137FV30LL-55ZSXE	INFINEON	获取价格	Asynchronous SRAM
CY62137FV30LL-55ZSXET	CYPRESS	获取价格	Standard SRAM, 128KX16, 55ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY62137FV30LL-55ZSXET	INFINEON	获取价格	Asynchronous SRAM
CY62137V	CYPRESS	获取价格	2-Mbit (128K x 16) Static RAM
CY62137V_06	CYPRESS	获取价格	2-Mbit (128K x 16) Static RAM
CY62137V18LL-70BAI	ETC	获取价格	x16 SRAM
CY62137VLL-55BAI	ETC	获取价格	x16 SRAM
CY62137VLL-55BAIT	CYPRESS	获取价格	Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 7 X 7 MM, FBGA-48
CY62137VLL-55ZI	CYPRESS	获取价格	2-Mbit (128K x 16) Static RAM

与CY62137FV30LL-45ZSXIT相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62137FV30LL-45ZSXIT

CY62137FV30LL-45ZSXIT 数据手册

与CY62137FV30LL-45ZSXIT相关器件

与CY62137FV30LL-45ZSXIT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62137FV30LL-45ZSXIT

CY62137FV30LL-45ZSXIT 数据手册

与CY62137FV30LL-45ZSXIT相关器件

与CY62137FV30LL-45ZSXIT相关文章

您还可以找

您在本页遇到什么问题？