5秒后页面跳转
CY2CC1810SI PDF预览

CY2CC1810SI

更新时间: 2024-11-20 22:10:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 131K
描述
1:10 Clock Fanout Buffer with Output Enable

CY2CC1810SI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.300 INCH, SOIC-24
针数:24Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.8
Is Samacsys:N系列:2CC
输入调节:SCHMITT TRIGGERJESD-30 代码:R-PDSO-G24
JESD-609代码:e0长度:15.3924 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.012 A
功能数量:1反相输出次数:
端子数量:24实输出次数:10
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP24,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:3.9 ns传播延迟(tpd):3.5 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:2.667 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
Base Number Matches:1

CY2CC1810SI 数据手册

 浏览型号CY2CC1810SI的Datasheet PDF文件第2页浏览型号CY2CC1810SI的Datasheet PDF文件第3页浏览型号CY2CC1810SI的Datasheet PDF文件第4页浏览型号CY2CC1810SI的Datasheet PDF文件第5页浏览型号CY2CC1810SI的Datasheet PDF文件第6页浏览型号CY2CC1810SI的Datasheet PDF文件第7页 
COMLINK™ SERIES  
CY2CC1810  
1:10 Clock Fanout Buffer with Output Enable  
Features  
Description  
Low-voltage operation  
VDD range from 2.5 to 3.3V  
1:10 fanout  
The Cypress series of network circuits is produced using  
advanced 0.35-micron CMOS technology, achieving the  
industries fastest logic and buffers.  
The Cypress CY2CC1810 fanout buffer features one input and  
ten three-state outputs.  
Drives either a 50-ohm or 75-ohm transmission line  
Over voltage tolerant input hot swappable  
Low input capacitance  
Low output skew  
Low propagation delay  
Designed for data communications clock management appli-  
cations, the large fanout from a single input reduces loading  
on the input clock.  
AVCMOS-type outputs dynamically adjust for variable  
impedance-matching and eliminate the need for series-  
damping resistors; they also reduce noise overall.  
Typical (tpd < 4 ns)  
High-speed operation > 200 MHz  
LVTTL-/LVCMOS-compatible input  
Output disable to three-state  
Industrial versions available  
Packages available include: SOIC/SSOP  
Block Diagram  
Pin Configuration  
Q1  
OE#  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
Q8  
Q9  
Q10  
GND  
Q10  
VDD  
Q9  
GND  
Q1  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
VDD  
Q2  
VDD  
OE#  
IN  
GND  
GND  
Q3  
Q4  
GND  
Q8  
GND  
Q5  
VDD  
Q6  
9
IN  
VDD  
Q7  
10  
11  
12  
GND  
GND  
24 pin SOIC/SSOP  
GND  
OUTPUT (AVCMOS)  
Pin Description  
Pin Number  
Pin Name  
GND  
Pin Description  
Power  
1,7,8,12,13,17,20,24  
Ground  
3,10,15,22  
VDD  
Power Supply  
Output Enable  
Input  
Power  
5
OE#  
LVTTL/LVCMOS  
6
IN  
LVTTL/LVCMOS  
AVCMOS  
2,4,9,11,14,16,18,19,21,23  
Q10........Q1  
Output  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07055 Rev. *C  
Revised December 14, 2002  

与CY2CC1810SI相关器件

型号 品牌 获取价格 描述 数据表
CY2CC1810SIT CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910 CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910OC CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910OCT CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910OI CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910OIT CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910SC CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910SCT CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910SI CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable
CY2CC1910SIT CYPRESS

获取价格

1:10 Clock Fanout Buffer with Output Enable