5秒后页面跳转
CY2CC810SIT PDF预览

CY2CC810SIT

更新时间: 2024-09-29 22:28:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 118K
描述
1:10 Clock Fanout Buffer

CY2CC810SIT 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.300 INCH, SOIC-20
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.79
Is Samacsys:N输入调节:SCHMITT TRIGGER
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:12.8 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
最大I(ol):0.012 A功能数量:1
反相输出次数:端子数量:20
实输出次数:10最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:3.5 ns传播延迟(tpd):3.5 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:2.667 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
Base Number Matches:1

CY2CC810SIT 数据手册

 浏览型号CY2CC810SIT的Datasheet PDF文件第2页浏览型号CY2CC810SIT的Datasheet PDF文件第3页浏览型号CY2CC810SIT的Datasheet PDF文件第4页浏览型号CY2CC810SIT的Datasheet PDF文件第5页浏览型号CY2CC810SIT的Datasheet PDF文件第6页浏览型号CY2CC810SIT的Datasheet PDF文件第7页 
COMLINK™ SERIES  
CY2CC810  
1:10 Clock Fanout Buffer  
Features  
Description  
Low-voltage operation  
VDD range from 2.5V to 3.3V  
1:10 fanout  
The Cypress series of network circuits are produced using  
advanced 0.35-micron CMOS technology, achieving the  
industries fastest logic and buffers.  
The Cypress CY2CC810 fanout buffer features one input and  
ten outputs. Designed for data communications clock  
management applications, the large fanout from a single input  
reduces loading on the input clock.  
Over voltage tolerant input hot swappable  
Drives either a 50-Ohm or 75-Ohm transmission line  
Low-input capacitance  
Low-output skew  
Low-propagation delay  
AVCMOS-type outputs dynamically adjust for variable  
impedance matching and eliminate the need for series  
damping resistors; they also reduce noise overall.  
Typical (tpd < 4 ns)  
High-speed operation > 500 MHz  
Industrial versions available  
Available packages include: SOIC, SSOP  
Block Diagram  
Pin Configuration  
Q1  
Q2  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
VDD  
IN  
1
2
3
4
5
6
7
8
Q10  
Q9  
GND  
Q3  
VDD  
Q1  
VDD  
Q2  
GND  
Q8  
Q4  
VDD  
Q7  
GND  
Q3  
Q5  
IN  
GND  
Q6  
INPUT  
VDD  
Q4  
Q6  
Q7  
Q8  
Q9  
Q10  
9
10  
Q5  
GND  
20 pin SOIC/SSOP  
GND  
OUTPUT  
(AVCMOS)  
Pin Description  
Pin Number  
Pin Name  
IN  
Description  
1
Input  
Ground  
LVCMOS  
Power  
2, 6, 10, 13, 17  
GND  
4, 8, 15, 20  
VDD  
Power Supply  
Output  
Power  
3, 5, 7, 9, 11, 12, 14, 16, 18, 19  
Q1... Q10  
AVCMOS  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07056 Rev. *C  
Revised December 14, 2002  

与CY2CC810SIT相关器件

型号 品牌 获取价格 描述 数据表
CY2CC910 CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910_05 CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910_08 CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OC CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OCT CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OI CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OIT CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OXC CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OXC ROCHESTER

获取价格

2CC SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20, LEAD F
CY2CC910OXCT CYPRESS

获取价格

1:10 Clock Fanout Buffer