5秒后页面跳转
CY2CC810S PDF预览

CY2CC810S

更新时间: 2024-11-25 19:46:31
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
10页 68K
描述
Low Skew Clock Driver, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, SOIC-20

CY2CC810S 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOIC-20针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.79输入调节:STANDARD
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:12.8 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
最大I(ol):0.0152 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:20实输出次数:10
最高工作温度:85 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):225
电源:2.5/3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.2 ns座面最大高度:2.65 mm
子类别:Clock Drivers最大供电电压 (Vsup):2.625 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmBase Number Matches:1

CY2CC810S 数据手册

 浏览型号CY2CC810S的Datasheet PDF文件第2页浏览型号CY2CC810S的Datasheet PDF文件第3页浏览型号CY2CC810S的Datasheet PDF文件第4页浏览型号CY2CC810S的Datasheet PDF文件第5页浏览型号CY2CC810S的Datasheet PDF文件第6页浏览型号CY2CC810S的Datasheet PDF文件第7页 
Preliminary  
CY2CC810  
1:10 Clock Fanout Buffer  
ComLTM SERIES  
Product Features  
Product Description  
The CYPRESS series of network circuits are  
produced using advanced 0.35 micron CMOS  
technology, achieving the industries fastest logic and  
buffers.  
Low Voltage Operation  
VDD range from 2.5 to 3.3V  
1:10 Fanout  
Drives either a 50 ohm or 75 ohm load  
Low input capacitance  
Low output skew  
Low propagation delay  
Typical (tpd<4ns)  
High Speed Operation >500MHz  
Industrial Operation at 0°C to +85°C  
Packages available include: SOIC/SSOP  
The CYPRESS CY2CC810 fanout buffer features  
one input and ten outputs.  
Designed  
for  
Data  
Communications  
clock  
management applications, the large fanout from a  
single input reduces loading on the input clock.  
AVCMOS type outputs dynamically adjust for variable  
impedance matching and eliminate the need for series  
damping resistors and reduce noise overall.  
Block Diagram  
Pin Configuration  
3
5
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
Q8  
Q9  
Q10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
VDD  
IN  
1
2
3
4
5
6
7
8
9
10  
7
Q10  
Q9  
GND  
VDD  
Q1  
VDD  
Q2  
9
GND  
Q8  
4,8  
15,20  
11  
12  
14  
16  
18  
19  
VDD  
Q7  
GND  
Q3  
IN  
1
INPUT  
(AVCMOS)  
2,6,10  
GND  
Q6  
VDD  
Q4  
13,17  
Q5  
GND  
20 pin SOIC/SSOP  
GND  
OUTPUT  
(AVCMOS)  
Cypress Semiconductor Corporation  
525 Los Coches St.  
Document#: 38-07056 Rev. **  
5/8/2001  
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571  
http://www.cypress.com  
Page 1 of 10  

与CY2CC810S相关器件

型号 品牌 获取价格 描述 数据表
CY2CC810SC CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC810SCT CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC810SI CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC810SIT CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910 CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910_05 CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910_08 CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OC CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OCT CYPRESS

获取价格

1:10 Clock Fanout Buffer
CY2CC910OI CYPRESS

获取价格

1:10 Clock Fanout Buffer