5秒后页面跳转
CY23EP09ZXC-1HT PDF预览

CY23EP09ZXC-1HT

更新时间: 2024-11-19 14:56:15
品牌 Logo 应用领域
英飞凌 - INFINEON /
页数 文件大小 规格书
19页 619K
描述
2.5V or 3.3V,10- 220 MHz, Low Jitter, 9 Output Zero Delay Buffer

CY23EP09ZXC-1HT 数据手册

 浏览型号CY23EP09ZXC-1HT的Datasheet PDF文件第2页浏览型号CY23EP09ZXC-1HT的Datasheet PDF文件第3页浏览型号CY23EP09ZXC-1HT的Datasheet PDF文件第4页浏览型号CY23EP09ZXC-1HT的Datasheet PDF文件第5页浏览型号CY23EP09ZXC-1HT的Datasheet PDF文件第6页浏览型号CY23EP09ZXC-1HT的Datasheet PDF文件第7页 
CY23EP09  
2.5 V or 3.3 V, 10 MHz–220 MHz, Low Jitter,  
Nine-Output Zero Delay Buffer  
2.5  
V or 3.3 V, 10 MHz–220 MHz, Low Jitter, Nine-Output Zero Delay Buffer  
Features  
Functional Description  
10 MHz to 220 MHz maximum operating range  
The CY23EP09 is a 2.5 V or 3.3 V zero delay buffer designed to  
distribute high-speed clocks and is available in a 16-pin SOIC or  
Zero input-output propagation delay, adjustable by loading on  
CLKOUT pin  
TSSOP package. The -1H version operates up to 220 (200) MHz  
frequencies at 3.3 V (2.5 V), and has higher drive than the -1  
devices. All parts have on-chip PLLs that lock to an input clock  
on the REF pin. The phase-locked loop (PLL) feedback is  
on-chip and is obtained from the CLKOUT pad.  
Multiple low-skew outputs  
45 ps typical output-output skew  
One input drives nine outputs, grouped as 4 + 4 + 1  
25 ps typical cycle-to-cycle jitter  
15 ps typical period jitter  
There are two banks of four outputs each, which can be  
controlled by the Select inputs as shown in the Select Input  
Decoding on page 4. If all output clocks are not required, BankB  
can be three-stated. The select inputs also allow the input clock  
to be directly applied to the outputs for chip and system testing  
purposes.  
Standard and High drive strength options  
Available in space-saving 16-pin 150-mil small outline  
integrated circuit (SOIC) or 4.4 mm thin shrunk small outline  
package (TSSOP) packages  
The PLL enters a power-down mode when there are no rising  
edges on the REF input (less than ~2 MHz). In this state, the  
outputs are three-stated and the PLL is turned off, resulting in  
less than 25 A of current draw.  
3.3 V or 2.5 V operation  
Industrial temperature available  
In the special case when S2:S1 is 1:0, the PLL is bypassed and  
REF is output from DC to the maximum allowable frequency. The  
part behaves like a non-zero delay buffer in this mode, and the  
outputs are not tri-stated.  
The CY23EP09 is available in different configurations, as shown  
in the Ordering Information table. The CY23EP09-1 is the base  
part. The CY23EP09-1H is the high-drive version of the -1, and  
its rise and fall times are much faster than the -1.  
These parts are not intended for 5 V input-tolerant applications  
For a complete list of related documentation, click here.  
Block Diagram  
CLKOUT  
MUX  
PLL  
REF  
CLKA1  
CLKA2  
CLKA3  
CLKA4  
CLKB1  
S2  
Select Input  
Decoding  
CLKB2  
CLKB3  
CLKB4  
S1  
Cypress Semiconductor Corporation  
Document Number: 38-07760 Rev. *G  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised December 14, 2017  

与CY23EP09ZXC-1HT相关器件

型号 品牌 获取价格 描述 数据表
CY23EP09ZXI-1H CYPRESS

获取价格

2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
CY23EP09ZXI-1H INFINEON

获取价格

2.5V or 3.3V,10- 220 MHz, Low Jitter, 9 Output Zero Delay Buffer
CY23EP09ZXI-1HT CYPRESS

获取价格

2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
CY23EP09ZXI-1HT INFINEON

获取价格

2.5V or 3.3V,10- 220 MHz, Low Jitter, 9 Output Zero Delay Buffer
CY23FP12 CYPRESS

获取价格

200-MHz Field Programmable Zero Delay Buffer
CY23FP12_11 CYPRESS

获取价格

200 MHz Field Programmable Zero Delay Buffer
CY23FP12_12 CYPRESS

获取价格

200 MHz Field Programmable Zero Delay Buffer
CY23FP12-002 CYPRESS

获取价格

200-MHz Field Programmable Zero Delay Buffer
CY23FP12-002_11 CYPRESS

获取价格

200-MHz Field Programmable Zero Delay Buffer
CY23FP12OC CYPRESS

获取价格

200-MHz Field Programmable Zero Delay Buffer