Datasheet > CY23FP12OI-002

CY23FP12OI-002

更新时间： 2024-11-21 02:53:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
10页	212K
描述
200-MHz Field Programmable Zero Delay Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY23FP12OI-002 数据手册

CY23FP12-002

200-MHz Field Programmable Zero Delay Buffer

Features

Functional Description

• Pre-programmed Configurations

• Fully field-programmable

— Input and output dividers

— Inverting/noninverting outputs

The CY23FP12-002 is a pre-programmed version of the

CY23FP12. It features a high-performance fully field-program-

mable 200 MHz zero delay buffer designed for high speed

clock distribution. The integrated PLL is designed for low jitter

and optimized for noise rejection. These parameters are

critical for reference clock distribution in systems using high-

performance ASICs and microprocessors.

— Phase-locked loop (PLL) or fanout buffer configu-

ration

The CY23FP12-002 is fully programmable via volume or

prototype programmers enabling the user to define an appli-

cation-specific Zero Delay Buffer with customized input and

output dividers, feedback topology (internal/external), output

inversions, and output drive strengths. For additional flexibility,

the user can mix and match multiple functions, listed in

Table 2, and assign a particular function set to any one of the

four possible S1-S2 control bit combinations. This feature

allows for the implementation of four distinct personalities,

selectable with S1-S2 bits, on a single programmed silicon.

The CY23FP12-002 also features a proprietary auto-power-

down circuit that shuts down the device in case of a REF

failure, resulting in less than 50 µA of current draw.

The CY23FP12-002 provides twelve outputs grouped in two

banks with separate power supply pins which can be

connected independently to either a 2.5V or a 3.3V rail.

Selectable reference input is a fault tolerance feature which

allows for glitch-free switch over to secondary clock source

when REFSEL is asserted/de-asserted.

• 10-MHz to 200-MHz operating range

• Split 2.5V or 3.3V outputs

• Two LVCMOS reference inputs

• Twelve low-skew outputs

— Output-output skew < 200 ps

— Device-device skew < 500 ps

• Input-output skew < 250 ps

• Cycle-cycle jitter < 100 ps (typical)

• Three-stateable outputs

• < 50-µA shutdown current

• Spread Aware

• 28-pin SSOP

• 3.3V operation

• Industrial temperature available

Block Diagram

Pin Configuration

SSOP

VDDA

VDDC

Top View

CLKA0

REF2

REF1

REFSEL

Lock Detect

CLKA1

CLKA2

CLKA3

CLKA4

FBK

CLKA0

CLKA1

CLKB0

CLKB1

V_SSA

V_SSB

CLKB2

REFSEL

REF1

CLKA2

CLKA3

V_DDA

CLKB3

CLKA5

VSSA

VDDB

÷M

÷N

100 to

400MHz

PLL

÷1

÷2

÷3

÷4

V_DDB

REF2

V_SSA

V_SSB

FBK

CLKB4

CLKB5

CLKA4

CLKA5

V_DDA

V_SSC

CLKB0

CLKB1

CLKB2

CLKB3

CLKB4

V_DDB

V_DDC

÷X

÷2X

Test Logic

Function

Selection

S[2:1]

VSSC

CLKB5

VSSB

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Document #: 38-07644 Rev. **

Revised February 25, 2004

12 3 4 5 6 7...10

中文翻译

下载PDF

与CY23FP12OI-002相关器件

型号	品牌	获取价格	描述	数据表
CY23FP12OI-002T	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer
CY23FP12OIT	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer
CY23FP12OXC	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer
CY23FP12OXC	ROCHESTER	获取价格	23FP SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, 5.30
CY23FP12OXC-002	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer
CY23FP12OXC-002T	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer
CY23FP12OXCT	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer
CY23FP12OXI	ROCHESTER	获取价格	23FP SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, 5.30
CY23FP12OXI	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer
CY23FP12OXIT	CYPRESS	获取价格	200-MHz Field Programmable Zero Delay Buffer

与CY23FP12OI-002相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

28
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

21
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

50
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

48

产品中心

服务支持

精选活动

关于我们

帮助中心

CY23FP12OI-002

CY23FP12OI-002 数据手册

与CY23FP12OI-002相关器件

与CY23FP12OI-002相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY23FP12OI-002

CY23FP12OI-002 数据手册

与CY23FP12OI-002相关器件

与CY23FP12OI-002相关文章

您还可以找

您在本页遇到什么问题？