5秒后页面跳转
CY23FS04-2 PDF预览

CY23FS04-2

更新时间: 2024-09-17 01:14:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
12页 374K
描述
Failsafe™ 2.5V/3.3V Zero Delay Buffer

CY23FS04-2 数据手册

 浏览型号CY23FS04-2的Datasheet PDF文件第2页浏览型号CY23FS04-2的Datasheet PDF文件第3页浏览型号CY23FS04-2的Datasheet PDF文件第4页浏览型号CY23FS04-2的Datasheet PDF文件第5页浏览型号CY23FS04-2的Datasheet PDF文件第6页浏览型号CY23FS04-2的Datasheet PDF文件第7页 
CY23FS04-2  
Failsafe™ 2.5V/3.3V Zero Delay Buffer  
Features  
Functional Description  
Internal DCXO for Continuous Glitch-free Operation  
Zero Input-Output Propagation Delay  
Low-Jitter (35 ps max RMS) Outputs  
Low Output-to-Output Skew (200 ps max)  
4.17 MHz to 50 MHz Reference Input  
Supports Industry Standard Input Crystals  
4.17 MHz to 50 MHz Outputs  
The CY23FS04-2 is a FailSafezero delay buffer with two  
reference clock inputs and four phase-aligned outputs. The  
device provides an optimum solution for applications where  
continuous operation is required in the event of a primary clock  
failure.  
The continuous, glitch-free operation is achieved by using a  
DCXO, which serves as a redundant clock source in the event of  
a reference clock failure by maintaining the last frequency and  
phase information of the reference clock.  
The unique feature of the CY23FS04-2 is that the DCXO is in fact  
the primary clocking source, which is synchronized  
(phase-aligned) to the external reference clock. When this  
external clock is restored, the DCXO automatically resynchro-  
nizes to the external clock.  
5V-Tolerant Inputs  
Phase-Locked Loop (PLL) Bypass Mode  
Dual Reference Inputs  
The frequency of the crystal that is connected to the DCXO must  
be an integer factor of the frequency of the reference clock. This  
factor is set by two select lines: S[2:1], see Table 2. The output  
power supply VDD can be connected to either 2.5V or 3.3V.  
VDDC is the power supply pin for internal circuits and must be  
connected to 3.3V.  
16-Pin TSSOP  
2.5V or 3.3V Output Power Supplies  
3.3V Core Power Supply  
Logic Block Diagram  
XIN XOUT  
DCXO  
REFSEL  
REF1  
2
2
CLKA[1:2]  
CLKB[1:2]  
FailsafeTM  
Block  
REF2  
FBK  
PLL  
Decoder  
FAIL# /SAFE  
2
S[2:1]  
Cypress Semiconductor Corporation  
Document Number: 38-07671 Rev. *B  
198 Champion Court  
San Jose  
,
CA 95134-1709  
408-943-2600  
Revised January 29, 2010  
[+] Feedback  

与CY23FS04-2相关器件

型号 品牌 获取价格 描述 数据表
CY23FS04-3 CYPRESS

获取价格

Failsafe™ 2.5 V/3.3 V Zero Delay Buffer
CY23FS04ZC CYPRESS

获取价格

Failsafe 2.5V/ 3.3V Zero Delay Buffer
CY23FS04ZCT CYPRESS

获取价格

Failsafe 2.5V/ 3.3V Zero Delay Buffer
CY23FS04ZI CYPRESS

获取价格

Failsafe 2.5V/ 3.3V Zero Delay Buffer
CY23FS04ZIT CYPRESS

获取价格

Failsafe 2.5V/ 3.3V Zero Delay Buffer
CY23FS04ZXC CYPRESS

获取价格

Failsafe⑩ 2.5V/ 3.3V Zero Delay Buffer
CY23FS04ZXC-2 CYPRESS

获取价格

Failsafe™ 2.5V/3.3V Zero Delay Buffer
CY23FS04ZXC-2T CYPRESS

获取价格

Failsafe™ 2.5V/3.3V Zero Delay Buffer
CY23FS04ZXCT CYPRESS

获取价格

Failsafe⑩ 2.5V/ 3.3V Zero Delay Buffer
CY23FS04ZXI CYPRESS

获取价格

Failsafe⑩ 2.5V/ 3.3V Zero Delay Buffer