CY15B064J
a new bus transaction can be shifted into the device, a write
operation is complete. This is explained in more detail in the
interface section.
Functional Overview
The CY15B064J is a serial F-RAM memory. The memory array
is logically organized as 8,192 × 8 bits and is accessed using an
industry-standard I2C interface. The functional operation of the
F-RAM is similar to serial (I2C) EEPROM. The major difference
between the CY15B064J and a serial (I2C) EEPROM with the
same pinout is the F-RAM's superior write performance, high
endurance, and low power consumption.
2
I C Interface
The CY15B064J employs a bi-directional I2C bus protocol using
few pins or board space. Figure 2 illustrates a typical system
configuration using the CY15B064J in a microcontroller-based
system. The industry standard I2C bus is familiar to many users
but is described in this section.
Memory Architecture
By convention, any device that is sending data onto the bus is
the transmitter while the target device for this data is the receiver.
The device that is controlling the bus is the master. The master
is responsible for generating the clock signal for all operations.
Any device on the bus that is being controlled is a slave. The
CY15B064J is always a slave device.
When accessing the CY15B064J, the user addresses 8K
locations of eight data bits each. These eight data bits are shifted
in or out serially. The addresses are accessed using the I2C
protocol, which includes a slave address (to distinguish other
non-memory devices) and a two-byte address. The upper 3 bits
of the address range are 'don't care' values. The complete
address of 13 bits specifies each byte address uniquely.
The bus protocol is controlled by transition states in the SDA and
SCL signals. There are four conditions including START, STOP,
data bit, or acknowledge. Figure 3 on page 5 and Figure 4 on
page 5 illustrates the signal conditions that specify the four
states. Detailed timing diagrams are shown in the electrical
specifications section.
The access time for the memory operation is essentially zero,
beyond the time needed for the serial protocol. That is, the
memory is read or written at the speed of the I2C bus. Unlike a
serial (I2C) EEPROM, it is not necessary to poll the device for a
ready condition because writes occur at bus speed. By the time
Figure 2. System Configuration using Serial (I2C) nvSRAM
V
DD
R
R
= (V - V max) / I
DD OL OL
Pmin
= t / (0.8473 * C )
Pmax
r
b
SDA
SCL
Microcontroller
V
DD
V
DD
A0
A1
A2
SCL
SDA
A0
A1
SCL
SDA
A0
A1
A2
SCL
SDA
A2
WP
WP
WP
#1
#0
#7
STOP Condition (P)
START Condition (S)
A STOP condition is indicated when the bus master drives SDA
from LOW to HIGH while the SCL signal is HIGH. All operations
using the CY15B064J should end with a STOP condition. If an
operation is in progress when a STOP is asserted, the operation
will be aborted. The master must have control of SDA in order to
assert a STOP condition.
A START condition is indicated when the bus master drives SDA
from HIGH to LOW while the SCL signal is HIGH. All commands
should be preceded by a START condition. An operation in
progress can be aborted by asserting a START condition at any
time. Aborting an operation using the START condition will ready
the CY15B064J for a new operation.
If during operation the power supply drops below the specified
VDD minimum, the system should issue a START condition prior
to performing another operation.
Document Number: 002-10027 Rev. *C
Page 4 of 18
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
