Datasheet > CY14V104NA

CY14V104NA

更新时间： 2024-11-05 09:41:11

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
22页	875K
描述
4-Mbit (512 K x 8 / 256 K x 16) nvSRAM 25 ns and 45 ns access times

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY14V104NA 数据手册

CY14V104LA

CY14V104NA

4-Mbit (512 K × 8 / 256 K × 16) nvSRAM

4-Mbit (512

K × 8 / 256 K × 16) nvSRAM

Features

Functional Description

■ 25 ns and 45 ns access times

The Cypress CY14V104LA/CY14V104NA is a fast static RAM,

with a non-volatile element in each memory cell. The memory is

■ Internally organized as 512 K × 8 (CY14V104LA) or 256 K × 16

(CY14V104NA)

organized as 512 K bytes of 8 bits each or 256 K words of 16 bits

each. The embedded non-volatile elements incorporate

QuantumTrap technology, producing the world’s most reliable

non-volatile memory. The SRAM provides infinite read and write

cycles, while independent non-volatile data resides in the highly

reliable QuantumTrap cell. Data transfers from the SRAM to the

non-volatile elements (the STORE operation) takes place

automatically at power-down. On power-up, data is restored to

the SRAM (the RECALL operation) from the non-volatile

memory. Both the STORE and RECALL operations are also

available under software control.

■ Hands off automatic STORE on power-down with only a small

capacitor

■ STORE to QuantumTrap non-volatile elements initiated by

software, device pin, or AutoStore on power-down

■ RECALL to SRAM initiated by software or power-up

■ Infinite read, write, and recall cycles

■ 1-million STORE cycles to QuantumTrap

■ 20 year data retention

■ Core V_CC= 3.0 V to 3.6 V; IO V_CCQ= 1.65 V to 1.95 V

■ Industrial temperature

■ 48-ball fine-pitch ball grid array (FBGA) package

■ Pb-free and restriction of hazardous substances (RoHS)

compliance

Logic Block Diagram ^{[1, 2, 3]}

V_CAP

V_CC

CCQ

Quatrum Trap

2048 X 2048

A₀

A₁

A₂

A₃

A₄

A₅

A₆

POWER

CONTROL

STORE

RECALL

STORE/RECALL

CONTROL

HSB

STATIC RAM

ARRAY

2048 X 2048

A₇

A₈

A₁₇

SOFTWARE

DETECT

A₁₄- A₂

A₁₈

DQ₀

DQ₁

DQ₂

DQ₃

DQ₄

DQ₅

DQ₆

DQ₇

COLUMN I/O

DQ₈

DQ₉

DQ₁₀

COLUMN DEC

DQ₁₁

DQ₁₂

DQ₁₃

DQ₁₄

BLE

A₉A₁₀A₁₁A₁₂A₁₃A₁₄A₁₅A₁₆

DQ₁₅

BHE

Notes

1. Address A –A for × 8 configuration and Address A –A for × 16 configuration.

2. Data DQ –DQ for × 8 configuration and Data DQ –DQ for × 16 configuration.

3. BHE and BLE are applicable for × 16 configuration only.

Cypress Semiconductor Corporation

Document #: 001-53954 Rev. *F

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised July 6, 2011

[+] Feedback

12 3 4 5 6 7...22

中文翻译

下载PDF

与CY14V104NA相关器件

型号	品牌	获取价格	描述	数据表
CY14V104NA-BA25XI	CYPRESS	获取价格	4-Mbit (512 K x 8 / 256 K x 16) nvSRAM 25 ns and 45 ns access times
CY14V104NA-BA25XI	INFINEON	获取价格	nvSRAM (non-volatile SRAM)
CY14V104NA-BA25XIT	CYPRESS	获取价格	4-Mbit (512 K x 8 / 256 K x 16) nvSRAM 25 ns and 45 ns access times
CY14V104NA-BA45XI	CYPRESS	获取价格	4-Mbit (512 K x 8 / 256 K x 16) nvSRAM 25 ns and 45 ns access times
CY14V104NA-BA45XI	INFINEON	获取价格	nvSRAM (non-volatile SRAM)
CY14V104NA-BA45XIT	INFINEON	获取价格	nvSRAM (non-volatile SRAM)
CY14V104NA-BA45XIT	CYPRESS	获取价格	4-Mbit (512 K x 8 / 256 K x 16) nvSRAM 25 ns and 45 ns access times
CY14V116F7	CYPRESS	获取价格	16-Mbit nvSRAM with Asynchronous NAND Interface
CY14V116G7	CYPRESS	获取价格	16-Mbit nvSRAM with Asynchronous NAND Interface
CY14V116G7-BZ30XI	CYPRESS	获取价格	16-Mbit nvSRAM with Asynchronous NAND Interface

与CY14V104NA相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14V104NA

CY14V104NA 数据手册

与CY14V104NA相关器件

与CY14V104NA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14V104NA

CY14V104NA 数据手册

与CY14V104NA相关器件

与CY14V104NA相关文章

您还可以找

您在本页遇到什么问题？