5秒后页面跳转
CDCF2509PWRG4 PDF预览

CDCF2509PWRG4

更新时间: 2024-11-16 14:48:43
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理光电二极管逻辑集成电路
页数 文件大小 规格书
14页 642K
描述
3.3-V Phase-Lock Loop Clock Driver 24-TSSOP 0 to 70

CDCF2509PWRG4 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP24,.25
针数:24Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.73
Is Samacsys:N系列:2509
输入调节:STANDARDJESD-30 代码:R-PDSO-G24
JESD-609代码:e4长度:7.8 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER最大I(ol):0.014 A
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:24
实输出次数:9最高工作温度:70 °C
最低工作温度:输出特性:3-STATE WITH SERIES RESISTOR
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP24,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.2 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mm最小 fmax:140 MHz
Base Number Matches:1

CDCF2509PWRG4 数据手册

 浏览型号CDCF2509PWRG4的Datasheet PDF文件第2页浏览型号CDCF2509PWRG4的Datasheet PDF文件第3页浏览型号CDCF2509PWRG4的Datasheet PDF文件第4页浏览型号CDCF2509PWRG4的Datasheet PDF文件第5页浏览型号CDCF2509PWRG4的Datasheet PDF文件第6页浏览型号CDCF2509PWRG4的Datasheet PDF文件第7页 
ꢀ ꢁꢀ ꢂꢃ ꢄꢅ ꢆ  
ꢇ ꢈꢇ ꢉꢊ ꢋꢌꢍ ꢎꢏꢉꢐ ꢑ ꢀꢒ ꢐ ꢑꢑ ꢋ ꢀꢐ ꢑ ꢀꢒ ꢁ ꢓꢔ ꢊ ꢏꢓ  
SCAS624C − APRIL 1999 − REVISED DECEMBER 2004  
PW PACKAGE  
(TOP VIEW)  
D
D
D
D
D
Use CDCVF2509A as a Replacement for  
this Device  
Designed to Meet PC133 SDRAM  
Registered DIMM Specification Rev. 0.9  
AGND  
CLK  
AV  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
V
2
CC  
CC  
Spread Spectrum Clock Compatible  
1Y0  
1Y1  
1Y2  
GND  
GND  
1Y3  
V
3
CC  
Operating Frequency 25 MHz to 140 MHz  
2Y0  
2Y1  
GND  
GND  
2Y2  
2Y3  
4
5
Static Phase Error Distribution at 66 MHz to  
133 MHz is 125 ps  
6
7
D
Jitter (cyc−cyc) at 66 MHz to 133 MHz Is  
|70| ps  
8
1Y4  
9
D
Available in Plastic 24-Pin TSSOP  
V
10  
11  
12  
V
CC  
CC  
D
Phase-Lock Loop Clock Distribution for  
Synchronous DRAM Applications  
1G  
FBOUT  
2G  
FBIN  
D
D
D
Distributes One Clock Input to One Bank of  
Five and One Bank of Four Outputs  
Separate Output Enable for Each Output  
Bank  
External Feedback (FBIN) Terminal Is Used  
to Synchronize the Outputs to the Clock  
Input  
D
D
D
On-Chip Series Damping Resistors  
No External RC Network Required  
Operates at 3.3 V  
description  
The CDCF2509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL  
to precisely align, in oth freqncy and phase, the feedback (FBOUT) output to the clock (CLK) input signal.  
It is specifically designed for use with synchronous DRAMs. The CDCF2509 operates at 3.3 V V . It also  
CC  
provides integted series-damping resistors that make it ideal for driving point-to-point loads.  
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output  
signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled  
or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in  
phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.  
Unlike many products containing PLLs, the CDCF2509 does not require external RC networks. The loop filter  
for the PLL is included on-chip, minimizing component count, board space, and cost.  
Because it is based on PLL circuitry, the CDCF2509 requires a stabilization time to achieve phase lock of the  
feedback signal to the reference signal. This stabilization time is required following power up and application  
of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback  
signals. The PLL can be bypassed for test purposes by strapping AV  
to ground.  
CC  
The CDCF2509 is characterized for operation from 0°C to 85°C.  
For application information refer to application reports High Speed Distribution Design Techniques for  
CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread  
Spectrum Clocking (SSC) (literature number SCAA039).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢗꢤ  
Copyright 2001 − 2004, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢭ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢈ  
ꢡꢙ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CDCF2509PWRG4 替代型号

型号 品牌 替代类型 描述 数据表
CDC509PWR TI

类似代替

3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2509PW TI

类似代替

3.3-V PHASE-LOCK LOOP CLOCK DRIVER
MC100LVEL14DWR2G ONSEMI

功能相似

3.3V ECL 1:5 Clock Distribution Chip

与CDCF2509PWRG4相关器件

型号 品牌 获取价格 描述 数据表
CDCF2510 TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCF2510PW TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCF2510PWLE TI

获取价格

CDCF SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, PLAS
CDCF2510PWR TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCF5801 TI

获取价格

CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801_14 TI

获取价格

CLOCK MULTIPLIER
CDCF5801A TI

获取价格

CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801ADBQ TI

获取价格

CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801ADBQG4 TI

获取价格

CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801ADBQR TI

获取价格

CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT