5秒后页面跳转
CDCFR83DBQ PDF预览

CDCFR83DBQ

更新时间: 2024-11-15 22:40:11
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器时钟发生器逻辑集成电路光电二极管
页数 文件大小 规格书
12页 164K
描述
DIRECT RAMBUS CLOCK GENERATOR

CDCFR83DBQ 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SSOP包装说明:SSOP,
针数:24Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:7.75系列:83
输入调节:STANDARDJESD-30 代码:R-PDSO-G24
JESD-609代码:e4长度:8.65 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:2
功能数量:1反相输出次数:1
端子数量:24实输出次数:1
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
最小 fmax:533 MHzBase Number Matches:1

CDCFR83DBQ 数据手册

 浏览型号CDCFR83DBQ的Datasheet PDF文件第2页浏览型号CDCFR83DBQ的Datasheet PDF文件第3页浏览型号CDCFR83DBQ的Datasheet PDF文件第4页浏览型号CDCFR83DBQ的Datasheet PDF文件第5页浏览型号CDCFR83DBQ的Datasheet PDF文件第6页浏览型号CDCFR83DBQ的Datasheet PDF文件第7页 
CDCFR83  
DIRECT RAMBUS CLOCK GENERATOR  
SCAS665A – APRIL 2001 REVISED MARCH 2002  
533-MHz Differential Clock Source for  
Direct Rambus Memory Systems for an  
1066-MHz Data Transfer Rate  
Cycle-Cycle Jitter Is Less Than 40 ps at  
533 MHz  
Certified by Gigatest Labs to Exceed the  
Rambus DRCG Validation Requirement  
Synchronizes the Clock Domains of the  
Rambus Channel With an External System  
or Processor Clock  
Supports Industrial Temperature Range of  
°
°
–40 C to 85 C  
Three Power Operating Modes to Minimize  
Power for Mobile and Other  
DBQ PACKAGE  
(TOP VIEW)  
Power-Sensitive Applications  
V
IR  
DD  
S0  
S1  
V
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
Operates From a Single 3.3-V Supply and  
120 mW at 300 MHz (Typ)  
REFCLK  
2
V
P
O
3
DD  
DD  
Packaged in a Shrink Small-Outline  
Package (DBQ)  
GNDP  
GNDI  
GNDO  
CLK  
4
5
Supports Frequency Multipliers: 4, 6, 8,  
16/3  
PCLKM  
SYNCLKN  
GNDC  
NC  
6
CLKB  
GNDO  
7
No External Components Required for PLL  
Supports Independent Channel Clocking  
8
V
C
V
O
9
DD  
DD  
Spread Spectrum Clocking Tracking  
Capability to Reduce EMI  
V
IPD  
MULT0  
MULT1  
10  
11  
DD  
STOPB  
Designed for Use With TI’s 133-MHz Clock  
Synthesizers CDC924 and CDC921  
PWRDNB 12  
13 S2  
NC – No internal connection  
description  
The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus  
memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system  
or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and  
mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus  
memory applications.  
The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to  
enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct  
Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the  
DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK  
to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK  
frequenciesbyratiosMandNsuchthatPCLKM=SYNCLKN, whereSYNCLK=BUSCLK/4. TheDRCGdetects  
the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew  
between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK  
boundary without incurring additional latency.  
User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of  
one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 533 MHz  
with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a  
bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for  
systems where synchronization between the Rambus clock and a system clock is not required. Test modes are  
provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a  
high-impedance state for board testing.  
The CDCFR83 is characterized for operation over free-air temperatures of –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Direct Rambus and Rambus are trademarks of Rambus Inc.  
Copyright 2002, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CDCFR83DBQ 替代型号

型号 品牌 替代类型 描述 数据表
CDCFR83ADBQ TI

类似代替

Direct Rambus™ 时钟发生器 | DBQ | 24 | -40 to 85

与CDCFR83DBQ相关器件

型号 品牌 获取价格 描述 数据表
CDCH10D48 SUMIDA

获取价格

POWER INDUCTORS
CDCH10D48/A-100KB SUMIDA

获取价格

General Purpose Inductor, 10uH, 10%, 2 Element, SMD,
CDCH10D48/A-101KB SUMIDA

获取价格

General Purpose Inductor, 100uH, 10%, 2 Element, SMD,
CDCH10D48/A-101KC SUMIDA

获取价格

General Purpose Inductor, 100uH, 10%, 2 Element, SMD,
CDCH10D48/A-120KB SUMIDA

获取价格

General Purpose Inductor, 12uH, 10%, 2 Element, SMD,
CDCH10D48/A-120KC SUMIDA

获取价格

General Purpose Inductor, 12uH, 10%, 2 Element, SMD,
CDCH10D48/A-151KC SUMIDA

获取价格

General Purpose Inductor, 150uH, 10%, 2 Element, SMD,
CDCH10D48/A-180KC SUMIDA

获取价格

General Purpose Inductor, 18uH, 10%, 2 Element, SMD,
CDCH10D48/A-181KB SUMIDA

获取价格

General Purpose Inductor, 180uH, 10%, 2 Element, SMD,
CDCH10D48/A-220KB SUMIDA

获取价格

General Purpose Inductor, 22uH, 10%, 2 Element, SMD,