CDCF5801ADBQRG4

更新时间： 2024-11-16 03:35:39

品牌	Logo	应用领域
德州仪器 - TI		时钟
页数	文件大小	规格书
18页	248K
描述
CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CDCF5801ADBQRG4 数据手册

CDCF5801A

www.ti.com

SCAS816–MARCH 2006

CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT

FEATURES

•

Spread Spectrum Clock Tracking Ability to

Reduce EMI (SSC)

•

Low-Jitter Clock Multiplier: ×1, ×2, ×4, ×8

Fail-Safe Power Up Initialization

APPLICATIONS

Programmable Bidirectional Delay Steps of

1.3 mUI

•

Video Graphics

Gaming Products

Datacom

•

Output Frequency Range of 25 MHz to

280 MHz

Telecom

Input Frequency Range of 12.5 MHz to

240 MHz

Noise Cancellation Created by FPGAs

DBQ PACKAGE

(TOP VIEW)

•

Low Jitter Generation

Single-Ended REFCLK Input With Adjustable

Trigger Level (Works With LVTTL, HSTL, and

LVPECL)

VDDREF

REFCLK

VDDP

VDDO

GNDO

CLKOUT

CLKOUTB

GNDO

VDDO

MULT0

MULT1

•

Differential/Single-Ended Output

GNDP

GND

Output Can Drive LVPECL, LVDS, and LVTTL

Three Power Operating Modes to Minimize

Power

LEADLAG

DLYCTRL

GNDPA

VDDPA

VDDPD

STOPB

PWRDNB

•

Low Power Consumption (< 190 mW at

280 MHz/3.3 V)

Packaged in a Shrink Small-Outline Package

(DBQ)

No External Components Required for PLL

DESCRIPTION

The CDCF5801A provides clock multiplication from a reference clock (REFCLK) signal with the unique capability

to delay or advance the CLKOUT/CLKOUTB with steps of only 1.3 mUI through a phase aligner. For every rising

edge on the DLYCTRL pin the CLKOUT is delayed by a 1.3-mUI step size as long as the LEADLAG input

detects a low signal at the time of the DLYCTRL rising edge. Similarly for every rising edge on the DLYCTRL pin

the CLKOUT is advanced by a 1.3-mUI step size as long as the LEADLAG pin is high during the transition. This

unique capability allows the device to phase align (zero delay) between CLKOUT/CLKOUTB and any one other

CLK in the system by feeding the clocks that need to be aligned to the DLYCTRL and the LEADLAG pins. Also it

provides the capability to program a fixed delay by providing the proper number of edges on the DLYCTRL pin,

while strapping the LEADLAG pin to dc high or low. Further possible applications are:

•

Aligning the rising edge of the output clock signal to the input clock rising edge

Avoiding PLL instability in applications that require very long PLL feedback lines

Isolation of jitter and digital switching noise

Limitation of jitter in systems with good ppm frequency stability

The CDCF5801A has a fail-safe power up initialization state-machine which supports proper operation under all

power up conditions.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...18

中文翻译

下载PDF

CDCF5801ADBQRG4 替代型号

型号	品牌	替代类型	描述	数据表
CDCF5801ADBQR	TI	完全替代	CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801ADBQ	TI	完全替代	CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801ADBQG4	TI	完全替代	CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT

与CDCF5801ADBQRG4相关器件

型号	品牌	获取价格	描述	数据表
CDCF5801DBQ	TI	获取价格	CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801DBQG4	TI	获取价格	Low Jitter PLL Based Multiplier/Divider with programmable delay lines down to sub 10ps 24-
CDCF5801DBQR	TI	获取价格	CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCF5801DBQRG4	TI	获取价格	CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
CDCFR83	TI	获取价格	DIRECT RAMBUS CLOCK GENERATOR
CDCFR83A	TI	获取价格	DIRECT RAMBUS⑩ CLOCK GENERATOR
CDCFR83ADBQ	TI	获取价格	Direct Rambus™ 时钟发生器 \| DBQ \| 24 \| -40 to 85
CDCFR83ADBQG4	TI	获取价格	Direct Rambus™ 时钟发生器 \| DBQ \| 24 \| -40 to 85
CDCFR83ADBQR	TI	获取价格	Direct Rambus™ 时钟发生器 \| DBQ \| 24 \| -40 to 85
CDCFR83DBQ	TI	获取价格	DIRECT RAMBUS CLOCK GENERATOR

与CDCF5801ADBQRG4相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

14
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

8
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCF5801ADBQRG4

CDCF5801ADBQRG4 数据手册

CDCF5801ADBQRG4 替代型号

与CDCF5801ADBQRG4相关器件

与CDCF5801ADBQRG4相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCF5801ADBQRG4

CDCF5801ADBQRG4 数据手册

CDCF5801ADBQRG4 替代型号

与CDCF5801ADBQRG4相关器件

与CDCF5801ADBQRG4相关文章

您还可以找

您在本页遇到什么问题？