5秒后页面跳转
74LVX00MX PDF预览

74LVX00MX

更新时间: 2024-11-26 20:29:55
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
8页 293K
描述
NAND Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, 0.150 INCH, MS-012, SOIC-14

74LVX00MX 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Transferred零件包装代码:SOIC
包装说明:SOP, SOP14,.25针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.32
Is Samacsys:N系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G14JESD-609代码:e3
长度:8.6235 mm负载电容(CL):50 pF
逻辑集成电路类型:NAND GATE最大I(ol):0.004 A
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:11 ns传播延迟(tpd):16 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.753 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

74LVX00MX 数据手册

 浏览型号74LVX00MX的Datasheet PDF文件第2页浏览型号74LVX00MX的Datasheet PDF文件第3页浏览型号74LVX00MX的Datasheet PDF文件第4页浏览型号74LVX00MX的Datasheet PDF文件第5页浏览型号74LVX00MX的Datasheet PDF文件第6页浏览型号74LVX00MX的Datasheet PDF文件第7页 
February 2008  
74LVX00  
Low Voltage Quad 2-Input NAND Gate  
Features  
General Description  
Input voltage level translation from 5V to 3V  
Ideal for low power/low noise 3.3V applications  
The LVX00 contains four 2-input NAND gates. The  
inputs tolerate voltages up to 7V allowing the interface of  
5V systems to 3V systems.  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Ordering Information  
Order  
Number  
Package  
Number  
Package Description  
74LVX00M  
M14A  
M14D  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVX00SJ  
74LVX00MTC  
MTC14  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.  
All packages are lead free per JEDEC: J-STD-020B standard.  
Connection Diagram  
Logic Symbol  
IEEE/IEC  
Pin Description  
Pin Names  
Description  
A , B  
Inputs  
n
n
O
Outputs  
n
©1993 Fairchild Semiconductor Corporation  
74LVX00 Rev. 1.4.0  
www.fairchildsemi.com  

74LVX00MX 替代型号

型号 品牌 替代类型 描述 数据表
MC74LVX00DR2G ONSEMI

完全替代

Quad 2-Input NAND Gate With 5 V−Tolerant Inputs
74LVX00M ONSEMI

类似代替

低电压四路 2 输入 NAND 门极
74LVX00M FAIRCHILD

类似代替

Low Voltage Quad 2-Input NAND Gate

与74LVX00MX相关器件

型号 品牌 获取价格 描述 数据表
74LVX00MX_NL FAIRCHILD

获取价格

Low Voltage Quad 2-Input NAND Gate
74LVX00SJ FAIRCHILD

获取价格

Low Voltage Quad 2-Input NAND Gate
74LVX00SJX ETC

获取价格

Quad 2-input NAND Gate
74LVX00T ETC

获取价格

Quad 2-input NAND Gate
74LVX00TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE WITH 5V TOLERANT INPUTS
74LVX02 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS
74LVX02 FAIRCHILD

获取价格

Low Voltage Quad 2-Input NOR Gate
74LVX02M STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS
74LVX02M FAIRCHILD

获取价格

Low Voltage Quad 2-Input NOR Gate
74LVX02M ONSEMI

获取价格

低压四路2输入"或非"门