5秒后页面跳转
74LVX02M PDF预览

74LVX02M

更新时间: 2024-10-01 22:30:55
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
6页 88K
描述
Low Voltage Quad 2-Input NOR Gate

74LVX02M 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOIC
包装说明:SOP, SOP14,.25针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.32
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G14
JESD-609代码:e3长度:8.6235 mm
负载电容(CL):50 pF逻辑集成电路类型:NOR GATE
最大I(ol):0.004 A湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:11.5 ns传播延迟(tpd):17 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.753 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

74LVX02M 数据手册

 浏览型号74LVX02M的Datasheet PDF文件第2页浏览型号74LVX02M的Datasheet PDF文件第3页浏览型号74LVX02M的Datasheet PDF文件第4页浏览型号74LVX02M的Datasheet PDF文件第5页浏览型号74LVX02M的Datasheet PDF文件第6页 
May 1993  
Revised February 2005  
74LVX02  
Low Voltage Quad 2-Input NOR Gate  
General Description  
The LVX02 contains four 2-input NOR gates. The inputs  
tolerate voltages up to 7V allowing the interface of 5V sys-  
tems to 3V systems.  
Features  
Input voltage level translation from 5V to 3V  
Ideal for low power/low noise 3.3V applications  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Ordering Code  
Package  
Order Number  
Package Description  
Number  
74LVX02M  
M14A  
M14D  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVX02SJ  
74LVX02MTC  
MTC14  
MTC14  
74LVX02MTCX_NL  
(Note 1)  
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin Names  
An, Bn  
On  
Description  
Inputs  
Outputs  
© 2005 Fairchild Semiconductor Corporation  
DS011600  
www.fairchildsemi.com  

74LVX02M 替代型号

型号 品牌 替代类型 描述 数据表
SN74LV02AD TI

功能相似

QUADRUPLE 2-INPUT POSITIVE-NOR GATES

与74LVX02M相关器件

型号 品牌 获取价格 描述 数据表
74LVX02MSCX FAIRCHILD

获取价格

NOR Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, EIAJ TYPE1, PLASTIC, SSOP-1
74LVX02MTC FAIRCHILD

获取价格

Low Voltage Quad 2-Input NOR Gate
74LVX02MTCX ONSEMI

获取价格

低压四路2输入"或非"门
74LVX02MTCX_NL FAIRCHILD

获取价格

Low Voltage Quad 2-Input NOR Gate
74LVX02MTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS
74LVX02MX ONSEMI

获取价格

低压四路2输入"或非"门
74LVX02MX_NL FAIRCHILD

获取价格

暂无描述
74LVX02SJ FAIRCHILD

获取价格

Low Voltage Quad 2-Input NOR Gate
74LVX02SJX ETC

获取价格

Quad 2-input NOR Gate
74LVX02T ETC

获取价格

Quad 2-input NOR Gate