5秒后页面跳转
74LVT08PW PDF预览

74LVT08PW

更新时间: 2024-11-14 11:10:15
品牌 Logo 应用领域
安世 - NEXPERIA 信息通信管理光电二极管逻辑集成电路触发器
页数 文件大小 规格书
10页 208K
描述
3.3 V Quad 2-input AND gateProduction

74LVT08PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.61
系列:LVTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:AND GATE湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):4.8 ns
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:4.4 mm
Base Number Matches:1

74LVT08PW 数据手册

 浏览型号74LVT08PW的Datasheet PDF文件第2页浏览型号74LVT08PW的Datasheet PDF文件第3页浏览型号74LVT08PW的Datasheet PDF文件第4页浏览型号74LVT08PW的Datasheet PDF文件第5页浏览型号74LVT08PW的Datasheet PDF文件第6页浏览型号74LVT08PW的Datasheet PDF文件第7页 
74LVT08  
3.3 V Quad 2-input AND gate  
Rev. 4 — 27 July 2021  
Product data sheet  
1. General description  
The 74LVT08 is a quad 2-input AND gate. This device is fully specified for partial power down  
applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging  
backflow current through the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 2.7 V to 3.6 V  
Overvoltage tolerant inputs to 5.5 V  
BiCMOS high speed and output drive  
Output capability: +64 mA and -32 mA  
Direct interface with TTL levels  
No bus current loading when output is tied to 5 V bus  
Power-up 3-state  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 500 mA per JESD 78 Class II Level B  
Complies with JEDEC standard: JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to 85 °C  
3. Ordering information  
Table 1. Ordering information  
Type number Package  
Temperature range Name  
Description  
Version  
74LVT08D  
-40 °C to +85 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LVT08PW  
-40 °C to +85 °C  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
 
 
 

与74LVT08PW相关器件

型号 品牌 获取价格 描述 数据表
74LVT08PW,112 NXP

获取价格

74LVT08 - 3.3 V Quad 2-input AND gate TSSOP 14-Pin
74LVT08PW,118 NXP

获取价格

74LVT08 - 3.3 V Quad 2-input AND gate TSSOP 14-Pin
74LVT08PWDH NXP

获取价格

3.3V Quad 2-input AND gate
74LVT08PW-T ETC

获取价格

Quad 2-input AND Gate
74LVT10 NXP

获取价格

3.3V Triple 3-input NAND gate
74LVT10D NXP

获取价格

3.3V Triple 3-input NAND gate
74LVT10DB NXP

获取价格

3.3V Triple 3-input NAND gate
74LVT10DB-T ETC

获取价格

Triple 3-input NAND Gate
74LVT10D-T ETC

获取价格

Triple 3-input NAND Gate
74LVT10PW NXP

获取价格

3.3V Triple 3-input NAND gate