5秒后页面跳转
74LVC2G14GV-Q100,125 PDF预览

74LVC2G14GV-Q100,125

更新时间: 2024-02-16 23:06:10
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
16页 176K
描述
Inverter, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6

74LVC2G14GV-Q100,125 技术参数

生命周期:Active包装说明:TSOP,
Reach Compliance Code:unknown风险等级:5.58
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G6
长度:2.9 mm逻辑集成电路类型:INVERTER
功能数量:2输入次数:1
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE传播延迟(tpd):12 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL宽度:1.5 mm
Base Number Matches:1

74LVC2G14GV-Q100,125 数据手册

 浏览型号74LVC2G14GV-Q100,125的Datasheet PDF文件第2页浏览型号74LVC2G14GV-Q100,125的Datasheet PDF文件第3页浏览型号74LVC2G14GV-Q100,125的Datasheet PDF文件第4页浏览型号74LVC2G14GV-Q100,125的Datasheet PDF文件第5页浏览型号74LVC2G14GV-Q100,125的Datasheet PDF文件第6页浏览型号74LVC2G14GV-Q100,125的Datasheet PDF文件第7页 
74LVC2G14-Q100  
Dual inverting Schmitt trigger with 5 V tolerant input  
Rev. 2 — 15 March 2016  
Product data sheet  
1. General description  
The 74LVC2G14-Q100 provides two inverting buffers with Schmitt-trigger input. It can  
transform slowly changing input signals into sharply defined, jitter-free output signals.  
The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of  
this device in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at the inputs  
makes the circuit tolerant of slower input rise and fall time. This device is fully specified for  
partial power-down applications using IOFF. The IOFF circuitry disables the output,  
preventing the damaging backflow current through the device when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant inputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Unlimited rise and fall times  
Input accepts voltages up to 5 V  
Multiple package options  
3. Applications  
Wave and pulse shaper  

与74LVC2G14GV-Q100,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G14GV-Q100H NXP

获取价格

74LVC2G14-Q100 - Dual inverting Schmitt trigger with 5 V tolerant input TSOP 6-Pin
74LVC2G14GW NXP

获取价格

Dual inverting Schmitt-trigger with 5 V tolerant input
74LVC2G14GW NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G14GW,125 NXP

获取价格

74LVC2G14 - Dual inverting Schmitt trigger with 5 V tolerant input TSSOP 6-Pin
74LVC2G14GW-Q100 NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant input
74LVC2G14GW-Q100,125 NXP

获取价格

Inverter, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6
74LVC2G14-Q100 NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant input
74LVC2G14W6 DIODES

获取价格

DUAL SCHMITT TRIGGER INVERTER
74LVC2G14W6-7 DIODES

获取价格

DUAL SCHMITT TRIGGER INVERTER
74LVC2G157DCTRE4 TI

获取价格

SINGL 2LINE TO 1LINE DATA SELECTOR/MULTIPLEXER