5秒后页面跳转
74LVC2G17DW-7 PDF预览

74LVC2G17DW-7

更新时间: 2024-11-18 12:20:23
品牌 Logo 应用领域
美台 - DIODES 触发器
页数 文件大小 规格书
10页 242K
描述
DUAL SCHMITT TRIGGER BUFFER

74LVC2G17DW-7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOT-363
包装说明:TSSOP, TSSOP6,.08针数:6
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:19 weeks
风险等级:1.51系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm负载电容(CL):50 pF
逻辑集成电路类型:BUFFER最大I(ol):0.024 A
湿度敏感等级:1功能数量:2
输入次数:1端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:7.1 ns传播延迟(tpd):13.1 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:1.1 mm子类别:Gate
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:1.25 mm
Base Number Matches:1

74LVC2G17DW-7 数据手册

 浏览型号74LVC2G17DW-7的Datasheet PDF文件第2页浏览型号74LVC2G17DW-7的Datasheet PDF文件第3页浏览型号74LVC2G17DW-7的Datasheet PDF文件第4页浏览型号74LVC2G17DW-7的Datasheet PDF文件第5页浏览型号74LVC2G17DW-7的Datasheet PDF文件第6页浏览型号74LVC2G17DW-7的Datasheet PDF文件第7页 
74LVC2G17  
DUAL SCHMITT TRIGGER BUFFER  
Description  
Pin Assignments  
The 74LVC2G17 is a dual Schmitt trigger buffer gate with  
standard push-pull outputs. The device is designed for  
operation with a power supply range of 1.65V to 5.5V. The  
inputs are tolerant to 5.5V allowing this device to be used in a  
mixed voltage environment. The device is fully specified for  
partial power down applications using IOFF. The IOFF circuitry  
disables the output preventing damaging current backflow  
when the device is powered down.  
(Top View)  
1A  
GND  
2A  
1
2
3
6 1Y  
5 VCC  
4 2Y  
SOT26/SOT363  
The gate performs the positive Boolean function:  
Y = A  
(Top View)  
1A  
1Y  
VCC  
2Y  
1
2
3
6
5
4
GND  
2A  
DFN1010  
Features  
Applications  
Wide Supply Voltage Range from 1.65V to 5.5V  
±24mA Output Drive at 3.0V  
Voltage Level Shifting  
General Purpose Logic  
Power Down Signal Isolation  
CMOS low power consumption  
IOFF Supports Partial-Power-Down Mode Operation  
Inputs accept up to 5.5V  
Wide array of products such as:  
o
o
o
o
o
PCs, networking, notebooks, netbooks, PDAs  
Computer peripherals, hard drives, CD/DVD ROM  
TV, DVD, DVR, set top box  
ESD Protection Tested per JESD 22  
o
o
o
Exceeds 200-V Machine Model (A115-A)  
Exceeds 2000-V Human Body Model (A114-A)  
Exceeds 1000-V Charged Device Model (C101)  
Cell Phones, Personal Navigation / GPS  
MP3 players ,Cameras, Video Recorders  
Latch-Up Exceeds 100mA per JESD 78, Class II  
Range of Package Options  
SOT26, SOT363, and DFN1010 Available in “Green”  
Molding Compound (no Br, Sb)  
Lead Free Finish/ RoHS Compliant (Note 1)  
Notes: 1. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at  
http://www.diodes.com/products/lead_free.html.  
1 of 10  
www.diodes.com  
June 2011  
© Diodes Incorporated  
74LVC2G17  
Document number: DS35164 Rev. 3 - 2  

与74LVC2G17DW-7相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G17FW4 DIODES

获取价格

DUAL SCHMITT TRIGGER BUFFER
74LVC2G17FW4-7 DIODES

获取价格

DUAL SCHMITT TRIGGER BUFFER
74LVC2G17FX4-7 DIODES

获取价格

Buffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PBGA6, 1.40 X 0.90 MM, GREEN, DFN-6
74LVC2G17FZ4-7 DIODES

获取价格

Buffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6, 1.40 X 1 MM, GREEN, DFN-6
74LVC2G17GF NXP

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant input
74LVC2G17GF,132 NXP

获取价格

74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input SON 6-Pin
74LVC2G17GM NXP

获取价格

Dual non-inverting Schmitt-trigger with 5 V tolerant input
74LVC2G17GM NEXPERIA

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G17GM,115 NXP

获取价格

74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input SON 6-Pin
74LVC2G17GM,132 NXP

获取价格

74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input SON 6-Pin