5秒后页面跳转
74LVC2G17GM,132 PDF预览

74LVC2G17GM,132

更新时间: 2024-11-18 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
16页 81K
描述
74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input SON 6-Pin

74LVC2G17GM,132 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:VSON, SOLCC6,.04,20
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.4
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1.45 mm
负载电容(CL):50 pF逻辑集成电路类型:BUFFER
最大I(ol):0.024 A湿度敏感等级:1
功能数量:2输入次数:1
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC6,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:7.1 ns
传播延迟(tpd):13.1 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:0.5 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1 mmBase Number Matches:1

74LVC2G17GM,132 数据手册

 浏览型号74LVC2G17GM,132的Datasheet PDF文件第2页浏览型号74LVC2G17GM,132的Datasheet PDF文件第3页浏览型号74LVC2G17GM,132的Datasheet PDF文件第4页浏览型号74LVC2G17GM,132的Datasheet PDF文件第5页浏览型号74LVC2G17GM,132的Datasheet PDF文件第6页浏览型号74LVC2G17GM,132的Datasheet PDF文件第7页 
74LVC2G17  
Dual non-inverting Schmitt trigger with 5 V tolerant input  
Rev. 04 — 9 October 2006  
Product data sheet  
1. General description  
The 74LVC2G17 is a high-performance, low-power, low-voltage, Si-gate CMOS device  
and superior to most advanced CMOS compatible TTL families.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
The 74LVC2G17 provides two non-inverting buffers with Schmitt trigger action. It is  
capable of transforming slowly changing input signals into sharply defined, jitter-free  
output signals.  
2. Features  
I Wide supply voltage range from 1.65 V to 5.5 V  
I 5 V tolerant input/output for interfacing with 5 V logic  
I High noise immunity  
I Complies with JEDEC standard:  
N JESD8-7 (1.65 V to 1.95 V)  
N JESD8-5 (2.3 V to 2.7 V)  
N JESD-8B/JESD36 (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114-D exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I ±24 mA output drive (VCC = 3.0 V)  
I CMOS low-power consumption  
I Latch-up performance exceeds 250 mA  
I Direct interface with TTL levels  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  
3. Applications  
I Wave and pulse shapers for highly noisy environments  
 
 
 

74LVC2G17GM,132 替代型号

型号 品牌 替代类型 描述 数据表
74LVC2G17GM,115 NXP

完全替代

74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input SON 6-Pin

与74LVC2G17GM,132相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G17GN NEXPERIA

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G17GN NXP

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant input
74LVC2G17GS NXP

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant input
74LVC2G17GS NEXPERIA

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G17GV NXP

获取价格

Dual non-inverting Schmitt-trigger with 5 V tolerant input
74LVC2G17GV NEXPERIA

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G17GV ICSI

获取价格

Dual non-inverting Schmitt-trigger with 5 V tolerant input
74LVC2G17GV,125 NXP

获取价格

74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input TSOP 6-Pin
74LVC2G17GV-Q100 NXP

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant input
74LVC2G17GV-Q100 NEXPERIA

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction