5秒后页面跳转
74LVC2G240DC-Q100 PDF预览

74LVC2G240DC-Q100

更新时间: 2024-01-05 15:07:14
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
13页 213K
描述
Dual inverting buffer/line driver; 3-state

74LVC2G240DC-Q100 技术参数

生命周期:Active零件包装代码:SSOP
包装说明:VSSOP,针数:8
Reach Compliance Code:compliant风险等级:5.79
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G8
长度:2.3 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:1
功能数量:2端口数量:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:VSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):11.9 ns筛选级别:AEC-Q100
座面最大高度:1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:2 mm
Base Number Matches:1

74LVC2G240DC-Q100 数据手册

 浏览型号74LVC2G240DC-Q100的Datasheet PDF文件第2页浏览型号74LVC2G240DC-Q100的Datasheet PDF文件第3页浏览型号74LVC2G240DC-Q100的Datasheet PDF文件第4页浏览型号74LVC2G240DC-Q100的Datasheet PDF文件第5页浏览型号74LVC2G240DC-Q100的Datasheet PDF文件第6页浏览型号74LVC2G240DC-Q100的Datasheet PDF文件第7页 
74LVC2G240-Q100  
Dual inverting buffer/line driver; 3-state  
Rev. 3 — 1 November 2018  
Product data sheet  
1. General description  
The 74LVC2G240-Q100 is a dual inverting buffer/line driver with 3-state outputs. The output enable  
inputs 1OE and 2OE, control the 3-state outputs. A HIGH level at pins nOE causes the outputs to  
assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly  
tolerant of slower input rise and fall times.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the  
74LVC2G240-Q100 as a translator in a mixed 3.3 V and 5 V environment.  
It is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the  
output, preventing a damaging backflow current through the device when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
 
 

与74LVC2G240DC-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G240DCTRE4 TI

获取价格

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVC2G240DCURE4 TI

获取价格

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVC2G240DCURG4 TI

获取价格

Dual Buffer Driver With 3-State Outputs
74LVC2G240DP NXP

获取价格

Dual buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-state
74LVC2G240DP NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-stateProduction
74LVC2G240DP,118 NXP

获取价格

74LVC2G240 - Dual inverting buffer/line driver; 3-state TSSOP 8-Pin
74LVC2G240DP-G NXP

获取价格

暂无描述
74LVC2G240DP-Q100 NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-state
74LVC2G240GM NXP

获取价格

Dual inverting buffer/line driver; 3-state
74LVC2G240GN NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-stateProduction