Datasheet > 74LVC2G17GV

74LVC2G17GV

更新时间： 2024-11-22 11:11:39

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
17页	253K
描述
Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVC2G17GV 数据手册

74LVC2G17

Dual non-inverting Schmitt trigger with 5 V tolerant input

Rev. 11 — 24 January 2022

Product data sheet

1. General description

The 74LVC2G17 is a dual buffer with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V

or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V

environments.

This device is fully specified for partial power down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

2. Features and benefits

•

Wide supply voltage range from 1.65 V to 5.5 V

•

Overvoltage tolerant inputs to 5.5 V

High noise immunity

±24 mA output drive (V_CC= 3.0 V)

CMOS low-power consumption

Latch-up performance exceeds 250 mA

Direct interface with TTL levels

I_OFFcircuitry provides partial Power-down mode operation

Complies with JEDEC standard:

•

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD-8B/JESD36 (2.7 V to 3.6 V)

•

ESD protection:

•

HBM JESD22-A114F exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Applications

•

Wave and pulse shapers for highly noisy environments

12 3 4 5 6 7...17

中文翻译

下载PDF

与74LVC2G17GV相关器件

型号	品牌	获取价格	描述	数据表
74LVC2G17GV,125	NXP	获取价格	74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input TSOP 6-Pin
74LVC2G17GV-Q100	NXP	获取价格	Dual non-inverting Schmitt trigger with 5 V tolerant input
74LVC2G17GV-Q100	NEXPERIA	获取价格	Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G17GV-Q100H	NXP	获取价格	74LVC2G17-Q100 - Dual non-inverting Schmitt trigger with 5 V tolerant input TSOP 6-Pin
74LVC2G17GW	ICSI	获取价格	Dual non-inverting Schmitt-trigger with 5 V tolerant input
74LVC2G17GW	NXP	获取价格	Dual non-inverting Schmitt-trigger with 5 V tolerant input
74LVC2G17GW	NEXPERIA	获取价格	Dual non-inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G17GW,125	NXP	获取价格	74LVC2G17 - Dual non-inverting Schmitt trigger with 5 V tolerant input TSSOP 6-Pin
74LVC2G17GW,132	NXP	获取价格	Buffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6
74LVC2G17GW115	NXP	获取价格	LVC/LCX/Z SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6