5秒后页面跳转
74LVC2G17GW-Q100 PDF预览

74LVC2G17GW-Q100

更新时间: 2024-09-28 12:22:27
品牌 Logo 应用领域
恩智浦 - NXP 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
16页 120K
描述
Dual non-inverting Schmitt trigger with 5 V tolerant input

74LVC2G17GW-Q100 数据手册

 浏览型号74LVC2G17GW-Q100的Datasheet PDF文件第2页浏览型号74LVC2G17GW-Q100的Datasheet PDF文件第3页浏览型号74LVC2G17GW-Q100的Datasheet PDF文件第4页浏览型号74LVC2G17GW-Q100的Datasheet PDF文件第5页浏览型号74LVC2G17GW-Q100的Datasheet PDF文件第6页浏览型号74LVC2G17GW-Q100的Datasheet PDF文件第7页 
74LVC2G17-Q100  
Dual non-inverting Schmitt trigger with 5 V tolerant input  
Rev. 1 — 7 August 2012  
Product data sheet  
1. General description  
The 74LVC2G17-Q100 provides two non-inverting buffers with Schmitt trigger input. It is  
capable of transforming slowly changing input signals into sharply defined, jitter-free  
output signals.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD-8B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
24 mA output drive (VCC = 3.0 V)  
CMOS low-power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Multiple package options  
3. Applications  
Wave and pulse shapers for highly noisy environments  

与74LVC2G17GW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G17GW-Q100H NXP

获取价格

74LVC2G17-Q100 - Dual non-inverting Schmitt trigger with 5 V tolerant input TSSOP 6-Pin
74LVC2G17GW-T NXP

获取价格

暂无描述
74LVC2G17-Q100 NXP

获取价格

Dual non-inverting Schmitt trigger with 5 V tolerant input
74LVC2G17W6 DIODES

获取价格

DUAL SCHMITT TRIGGER BUFFER
74LVC2G17W6-7 DIODES

获取价格

DUAL SCHMITT TRIGGER BUFFER
74LVC2G240 NXP

获取价格

Dual buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-state
74LVC2G240DC NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-stateProduction
74LVC2G240DC NXP

获取价格

Dual buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-state
74LVC2G240DC-G NXP

获取价格

Dual inverting buffer/line driver; 3-state - Description: 3.3V Dual Buffer/Line Driver; In
74LVC2G240DC-Q100 NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-state