5秒后页面跳转
74LVC2G240DP-Q100 PDF预览

74LVC2G240DP-Q100

更新时间: 2024-11-17 01:14:39
品牌 Logo 应用领域
安世 - NEXPERIA 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
13页 213K
描述
Dual inverting buffer/line driver; 3-state

74LVC2G240DP-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.57
系列:LVC/LCX/ZJESD-30 代码:S-PDSO-G8
JESD-609代码:e4长度:3 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:1功能数量:2
端口数量:2端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):11.9 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
Base Number Matches:1

74LVC2G240DP-Q100 数据手册

 浏览型号74LVC2G240DP-Q100的Datasheet PDF文件第2页浏览型号74LVC2G240DP-Q100的Datasheet PDF文件第3页浏览型号74LVC2G240DP-Q100的Datasheet PDF文件第4页浏览型号74LVC2G240DP-Q100的Datasheet PDF文件第5页浏览型号74LVC2G240DP-Q100的Datasheet PDF文件第6页浏览型号74LVC2G240DP-Q100的Datasheet PDF文件第7页 
74LVC2G240-Q100  
Dual inverting buffer/line driver; 3-state  
Rev. 3 — 1 November 2018  
Product data sheet  
1. General description  
The 74LVC2G240-Q100 is a dual inverting buffer/line driver with 3-state outputs. The output enable  
inputs 1OE and 2OE, control the 3-state outputs. A HIGH level at pins nOE causes the outputs to  
assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly  
tolerant of slower input rise and fall times.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the  
74LVC2G240-Q100 as a translator in a mixed 3.3 V and 5 V environment.  
It is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the  
output, preventing a damaging backflow current through the device when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
 
 

与74LVC2G240DP-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G240GM NXP

获取价格

Dual inverting buffer/line driver; 3-state
74LVC2G240GN NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-stateProduction
74LVC2G240GS NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-stateProduction
74LVC2G240GT NXP

获取价格

Dual inverting buffer/line driver; 3-state
74LVC2G240GT NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-stateProduction
74LVC2G240GT,115 NXP

获取价格

74LVC2G240 - Dual inverting buffer/line driver; 3-state SON 8-Pin
74LVC2G240GT-G NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, INVERTED OUTPUT, PDSO8, 1 X 1.95 MM, 0.50 MM HEIGH
74LVC2G240-Q100 NEXPERIA

获取价格

Dual inverting buffer/line driver; 3-state
74LVC2G241 NXP

获取价格

Dual buffer/line driver with 5 V tolerant inputs/outputs; 3-state
74LVC2G241_08 NXP

获取价格

Dual buffer/line driver; 3-state