5秒后页面跳转
74LVC16374APA PDF预览

74LVC16374APA

更新时间: 2024-09-14 14:50:43
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路触发器
页数 文件大小 规格书
6页 430K
描述
Bus Driver, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, TSSOP-48

74LVC16374APA 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP48,.3,20
针数:48Reach Compliance Code:not_compliant
风险等级:5.01系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G48JESD-609代码:e0
长度:12.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:150000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP48,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
电源:3.3 VProp。Delay @ Nom-Sup:4.5 ns
传播延迟(tpd):4.9 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:20触发器类型:POSITIVE EDGE
宽度:6.1 mmBase Number Matches:1

74LVC16374APA 数据手册

 浏览型号74LVC16374APA的Datasheet PDF文件第2页浏览型号74LVC16374APA的Datasheet PDF文件第3页浏览型号74LVC16374APA的Datasheet PDF文件第4页浏览型号74LVC16374APA的Datasheet PDF文件第5页浏览型号74LVC16374APA的Datasheet PDF文件第6页 
3.3V CMOS 16-BIT  
EDGE-TRIGGERED D-TYPE  
IDT74LVC16374A  
FLIP-FLOP WITH 3-STATE OUTPUTS,  
5 VOLT TOLERANT I/O  
DESCRIPTION:  
FEATURES:  
The LVC16374A 16-bit edge-triggered D-type flip-flop is built using  
Typical tSK(o) (Output Skew) < 250ps  
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using  
machine model (C = 200pF, R = 0)  
advanced dual metal CMOS technology. This high-speed, low-power  
register is ideal for use as a buffer register for data synchronization and  
storage. The OutputEnable (OE)andclock(CLK)controls are organized  
to operate this device as two 8-bit registers or one 16-bit register with  
commonclock. Flow-throughorganizationofsignalpins simplifies layout.  
Allinputs are designedwithhysteresis forimprovednoise margin.  
Allpins oftheLVC16374Acanbedrivenfromeither3.3Vor5Vdevices.  
This feature allows the use of this device as a translator in a mixed 3.3V/  
5Vsupplysystem.  
VCC = 3.3V ± 0.3V, Normal Range  
VCC = 2.7V to 3.6V, Extended Range  
• CMOS power levels (0.4μ W typ. static)  
All inputs, outputs, and I/O are 5V tolerant  
• Supports hot insertion  
Available in SSOP, TSSOP, and TVSOP packages  
DRIVE FEATURES:  
High Output Drivers: ±24mA  
• Reduced system switching noise  
The LVC16374A has been designed with a ±24mA output driver. This  
driver is capable of driving a moderate to heavy load while maintaining  
speedperformance.  
APPLICATIONS:  
• 5V and 3.3V mixed voltage systems  
Data communication and telecommunication systems  
FUNCTIONALBLOCKDIAGRAM  
1
24  
2OE  
1OE  
48  
25  
2CLK  
1CLK  
47  
36  
D
D
2D1  
1D1  
2
13  
C
2Q1  
C
1Q1  
TO SEVEN OTHER CHANNELS  
TO SEVEN OTHER CHANNELS  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
OCTOBER 2008  
1
© 2006 Integrated Device Technology, Inc.  
DSC-4752/5  

与74LVC16374APA相关器件

型号 品牌 获取价格 描述 数据表
74LVC16374APA8 IDT

获取价格

D Flip-Flop, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, TSSOP-48
74LVC16374APAG IDT

获取价格

3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
74LVC16374APAG8 IDT

获取价格

3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
74LVC16374APV IDT

获取价格

Bus Driver, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, SSOP-48
74LVC16374APV8 IDT

获取价格

D Flip-Flop, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, SSOP-48
74LVC16374APVG8 IDT

获取价格

SSOP-48, Reel
74LVC16374A-Q100 NEXPERIA

获取价格

16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
74LVC16374PW-T NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, Bus Driver/Transceiver
74LVC163BQ NEXPERIA

获取价格

Presettable synchronous 4-bit binary counter; synchronous resetProduction
74LVC163D NXP

获取价格

Presettable synchronous 4-bit binary counter; synchronous reset