5秒后页面跳转
74HCT259BQ-Q100,11 PDF预览

74HCT259BQ-Q100,11

更新时间: 2024-11-20 14:47:03
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
20页 260K
描述
74HC(T)259-Q100 - 8-bit addressable latch QFN 16-Pin

74HCT259BQ-Q100,11 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:QFN包装说明:2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT763-1, DHVQFN-16
针数:16Reach Compliance Code:compliant
风险等级:5.75Base Number Matches:1

74HCT259BQ-Q100,11 数据手册

 浏览型号74HCT259BQ-Q100,11的Datasheet PDF文件第2页浏览型号74HCT259BQ-Q100,11的Datasheet PDF文件第3页浏览型号74HCT259BQ-Q100,11的Datasheet PDF文件第4页浏览型号74HCT259BQ-Q100,11的Datasheet PDF文件第5页浏览型号74HCT259BQ-Q100,11的Datasheet PDF文件第6页浏览型号74HCT259BQ-Q100,11的Datasheet PDF文件第7页 
74HC259-Q100; 74HCT259-Q100  
8-bit addressable latch  
Rev. 1 — 30 July 2012  
Product data sheet  
1. General description  
The 74HC259-Q100; 74HCT259-Q100 are high-speed Si-gate CMOS devices and are pin  
compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with  
JEDEC standard No. 7A.  
The 74HC259-Q100; 74HCT259-Q100 are high-speed 8-bit addressable latches  
designed for general-purpose storage applications in digital systems. They are  
multifunctional devices capable of storing single-line data in eight addressable latches and  
providing a 3-to-8 decoder and multiplexer function with active HIGH outputs (Q0 to Q7).  
They also incorporate an active LOW common reset (MR) for resetting all latches as well  
as an active LOW enable input (LE).  
The 74HC259-Q100; 74HCT259-Q100 has four modes of operation:  
Addressable latch mode, in this mode data on the data line (D) is written into the  
addressed latch. The addressed latch follows the data input with all non-addressed  
latches remaining in their previous states.  
Memory mode, in this mode all latches remain in their previous states and are  
unaffected by the data or address inputs.  
Demultiplexing mode (or 3-to-8 decoding), in this mode the addressed output follows  
the state of the data input (D) with all other outputs in the LOW state.  
Reset mode, in this mode all outputs are LOW and unaffected by the address inputs  
(A0 to A2) and data input (D).  
When operating the 74HC259-Q100; 74HCT259-Q100 as an address latch, changing  
more than one address bit could impose a transient wrong address. Therefore, this should  
only be done while in the Memory mode.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Combined demultiplexer and 8-bit latch  
Serial-to-parallel capability  
Output from each storage bit available  
Random (addressable) data entry  
Easily expandable  
Common reset input  
 
 

与74HCT259BQ-Q100,11相关器件

型号 品牌 获取价格 描述 数据表
74HCT259BZ NEXPERIA

获取价格

8-bit addressable latchProduction
74HCT259D NXP

获取价格

8-bit addressable latch
74HCT259D NEXPERIA

获取价格

8-bit addressable latchProduction
74HCT259D,653 NXP

获取价格

74HC(T)259 - 8-bit addressable latch SOP 16-Pin
74HCT259DB NXP

获取价格

8-bit addressable latch
74HCT259DB,118 NXP

获取价格

74HC(T)259 - 8-bit addressable latch SSOP1 16-Pin
74HCT259DB-T NXP

获取价格

IC HCT SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, 5.30 MM, PLASTIC, MO-150,
74HCT259D-Q100 NXP

获取价格

8-bit addressable latch
74HCT259D-Q100 NEXPERIA

获取价格

8-bit addressable latchProduction
74HCT259D-T NXP

获取价格

IC HCT SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-012,