5秒后页面跳转
74HCT259D-T PDF预览

74HCT259D-T

更新时间: 2024-11-20 19:50:55
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件
页数 文件大小 规格书
21页 116K
描述
IC HCT SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT-109, SOP-16, FF/Latch

74HCT259D-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOIC
包装说明:3.90 MM, PLASTIC, MS-012, SOT-109, SOP-16针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.03其他特性:1:8 DMUX FOLLOWED BY LATCH
系列:HCTJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:D LATCH
最大I(ol):0.00002 A湿度敏感等级:1
位数:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
Prop。Delay @ Nom-Sup:59 ns传播延迟(tpd):57 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:LOW LEVEL宽度:3.9 mm
最小 fmax:60 MHzBase Number Matches:1

74HCT259D-T 数据手册

 浏览型号74HCT259D-T的Datasheet PDF文件第2页浏览型号74HCT259D-T的Datasheet PDF文件第3页浏览型号74HCT259D-T的Datasheet PDF文件第4页浏览型号74HCT259D-T的Datasheet PDF文件第5页浏览型号74HCT259D-T的Datasheet PDF文件第6页浏览型号74HCT259D-T的Datasheet PDF文件第7页 
74HC259; 74HCT259  
8-bit addressable latch  
Rev. 04 — 25 February 2009  
Product data sheet  
1. General description  
The 74HC259; 74HCT259 are high-speed Si-gate CMOS devices and are pin compatible  
with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC  
standard No. 7-A.  
The 74HC259; 74HCT259 are high-speed 8-bit addressable latches designed for general  
purpose storage applications in digital systems. They are multifunctional devices capable  
of storing single-line data in eight addressable latches and providing a 3-to-8 decoder and  
multiplexer function with active HIGH outputs (Q0 to Q7). They also incorporates an active  
LOW common reset (MR) for resetting all latches as well as an active LOW enable input  
(LE).  
The 74HC259; 74HCT259 has four modes of operation:  
Addressable latch mode, in this mode data on the data line (D) is written into the  
addressed latch. The addressed latch will follow the data input with all non-addressed  
latches remaining in their previous states.  
Memory mode, in this mode all latches remain in their previous states and are  
unaffected by the data or address inputs.  
Demultiplexing mode (or 3-to-8 decoding), in this mode the addressed output follows  
the state of the data input (D) with all other outputs in the LOW state.  
Reset mode, in this mode all outputs are LOW and unaffected by the address inputs  
(A0 to A2) and data input (D).  
When operating the 74HC259; 74HCT259 as an address latch, changing more than one  
address bit could impose a transient wrong address. Therefore, this should only be done  
while in the Memory mode.  
2. Features  
I Combined demultiplexer and 8-bit latch  
I Serial-to-parallel capability  
I Output from each storage bit available  
I Random (addressable) data entry  
I Easily expandable  
I Common reset input  
I Useful as a 3-to-8 active HIGH decoder  
I Input levels:  
N For 74HC259: CMOS level  
N For 74HCT259: TTL level  
 
 

与74HCT259D-T相关器件

型号 品牌 获取价格 描述 数据表
74HCT259N NXP

获取价格

8-bit addressable latch
74HCT259N,652 NXP

获取价格

74HC(T)259 - 8-bit addressable latch DIP 16-Pin
74HCT259NB NXP

获取价格

HCT SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16
74HCT259PW NXP

获取价格

8-bit addressable latch
74HCT259PW NEXPERIA

获取价格

8-bit addressable latchProduction
74HCT259PW,118 NXP

获取价格

74HC(T)259 - 8-bit addressable latch TSSOP 16-Pin
74HCT259PW-Q100 NXP

获取价格

8-bit addressable latch
74HCT259PW-Q100 NEXPERIA

获取价格

8-bit addressable latchProduction
74HCT259PW-T NXP

获取价格

IC HCT SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, 4.40 MM, PLASTIC, MO-153,
74HCT259-Q100 NXP

获取价格

8-bit addressable latch