5秒后页面跳转
74HCT273PW PDF预览

74HCT273PW

更新时间: 2024-11-21 11:10:35
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
17页 275K
描述
Octal D-type flip-flop with reset; positive-edge triggerProduction

74HCT273PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.01
系列:HCTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
湿度敏感等级:1位数:8
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):45 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:20 MHzBase Number Matches:1

74HCT273PW 数据手册

 浏览型号74HCT273PW的Datasheet PDF文件第2页浏览型号74HCT273PW的Datasheet PDF文件第3页浏览型号74HCT273PW的Datasheet PDF文件第4页浏览型号74HCT273PW的Datasheet PDF文件第5页浏览型号74HCT273PW的Datasheet PDF文件第6页浏览型号74HCT273PW的Datasheet PDF文件第7页 
74HC273; 74HCT273  
Octal D-type flip-flop with reset; positive-edge trigger  
Rev. 7 — 6 September 2021  
Product data sheet  
1. General description  
The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop. The device  
features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their  
corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH  
clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data  
inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface  
inputs to voltages in excess of VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 V to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
Input levels:  
For 74HC273: CMOS level  
For 74HCT273: TTL level  
Common clock and master reset  
Eight positive edge-triggered D-type flip-flops  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number Package  
Temperature range Name  
Description  
Version  
74HC273D  
-40 °C to +125 °C  
SO20  
plastic small outline package; 20 leads; body width 7.5 mm SOT163-1  
74HCT273D  
74HC273PW -40 °C to +125 °C  
74HCT273PW  
TSSOP20  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
SOT360-1  
SOT764-1  
74HC273BQ  
-40 °C to +125 °C  
DHVQFN20 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 20 terminals;  
body 2.5 × 4.5 × 0.85 mm  
74HCT273BQ  
 
 
 

74HCT273PW 替代型号

型号 品牌 替代类型 描述 数据表
74HCT273PW NXP

功能相似

Octal D-type flip-flop with reset; positive-edge trigger

与74HCT273PW相关器件

型号 品牌 获取价格 描述 数据表
74HCT273PW,112 NXP

获取价格

74HC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74HCT273PW,118 NXP

获取价格

74HC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74HCT273PW-Q100 NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74HCT273PW-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge triggerProduction
74HCT273PW-Q100J NXP

获取价格

74HC(T)273-Q100 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74HCT273PW-T NXP

获取价格

IC HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC,
74HCT273-Q100 NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74HCT27BQ NXP

获取价格

Triple 3-input NOR gate
74HCT27BQ NEXPERIA

获取价格

Triple 3-input NOR gateProduction
74HCT27BQ-Q100 NEXPERIA

获取价格

Triple 3-input NOR gate