5秒后页面跳转
捷配首页

Datasheet > 74HCT259-Q100
74HCT259-Q100 PDF预览

74HCT259-Q100

更新时间： 2024-11-20 12:50:43
品牌 Logo 应用领域
恩智浦 - NXP 锁存器
页数 文件大小 规格书
20页 261K
描述
8-bit addressable latch

阅读下载

中文翻译

获取价格

74HCT259-Q100 数据手册

 浏览型号74HCT259-Q100的Datasheet PDF文件第2页浏览型号74HCT259-Q100的Datasheet PDF文件第3页浏览型号74HCT259-Q100的Datasheet PDF文件第4页浏览型号74HCT259-Q100的Datasheet PDF文件第5页浏览型号74HCT259-Q100的Datasheet PDF文件第6页浏览型号74HCT259-Q100的Datasheet PDF文件第7页 
74HC259-Q100; 74HCT259-Q100  
8-bit addressable latch  
Rev. 1 — 30 July 2012  
Product data sheet  
1. General description  
The 74HC259-Q100; 74HCT259-Q100 are high-speed Si-gate CMOS devices and are pin  
compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with  
JEDEC standard No. 7A.  
The 74HC259-Q100; 74HCT259-Q100 are high-speed 8-bit addressable latches  
designed for general-purpose storage applications in digital systems. They are  
multifunctional devices capable of storing single-line data in eight addressable latches and  
providing a 3-to-8 decoder and multiplexer function with active HIGH outputs (Q0 to Q7).  
They also incorporate an active LOW common reset (MR) for resetting all latches as well  
as an active LOW enable input (LE).  
The 74HC259-Q100; 74HCT259-Q100 has four modes of operation:  
• Addressable latch mode, in this mode data on the data line (D) is written into the  
addressed latch. The addressed latch follows the data input with all non-addressed  
latches remaining in their previous states.  
• Memory mode, in this mode all latches remain in their previous states and are  
unaffected by the data or address inputs.  
• Demultiplexing mode (or 3-to-8 decoding), in this mode the addressed output follows  
the state of the data input (D) with all other outputs in the LOW state.  
• Reset mode, in this mode all outputs are LOW and unaffected by the address inputs  
(A0 to A2) and data input (D).  
When operating the 74HC259-Q100; 74HCT259-Q100 as an address latch, changing  
more than one address bit could impose a transient wrong address. Therefore, this should  
only be done while in the Memory mode.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Combined demultiplexer and 8-bit latch  
Serial-to-parallel capability  
Output from each storage bit available  
Random (addressable) data entry  
Easily expandable  
Common reset input  
1234567...20

中文翻译

下载PDF

与74HCT259-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HCT27 NXP

获取价格

 		Triple 3-input NOR gate
74HCT273 NXP

获取价格

 		Octal D-type flip-flop with reset; positive-edge trigger
74HCT273BQ NEXPERIA

获取价格

 		Octal D-type flip-flop with reset; positive-edge triggerProduction
74HCT273BQ-Q100 NXP

获取价格

 		Octal D-type flip-flop with reset; positive-edge trigger
74HCT273BQ-Q100 NEXPERIA

获取价格

 		Octal D-type flip-flop with reset; positive-edge triggerProduction
74HCT273C ETC

获取价格

 		Octal D-Type Flip-Flop
74HCT273D NXP

获取价格

 		Octal D-type flip-flop with reset; positive-edge trigger
74HCT273D NEXPERIA

获取价格

 		Octal D-type flip-flop with reset; positive-edge triggerProduction
74HCT273DB NXP

获取价格

 		Octal D-type flip-flop with reset; positive-edge trigger
74HCT273DB,112 NXP

获取价格

 		74HC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger SSOP2 20-Pin

与74HCT259-Q100相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证