5秒后页面跳转
74F112PC PDF预览

74F112PC

更新时间: 2024-11-29 22:37:03
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 62K
描述
Dual JK Negative Edge-Triggered Flip-Flop

74F112PC 数据手册

 浏览型号74F112PC的Datasheet PDF文件第2页浏览型号74F112PC的Datasheet PDF文件第3页浏览型号74F112PC的Datasheet PDF文件第4页浏览型号74F112PC的Datasheet PDF文件第5页浏览型号74F112PC的Datasheet PDF文件第6页 
April 1988  
Revised July 1999  
74F112  
Dual JK Negative Edge-Triggered Flip-Flop  
Simultaneous LOW signals on SD and CD force both Q and  
Q HIGH.  
General Description  
The 74F112 contains two independent, high-speed JK flip-  
flops with Direct Set and Clear inputs. Synchronous state  
changes are initiated by the falling edge of the clock. Trig-  
gering occurs at a voltage level of the clock and is not  
directly related to the transition time. The J and K inputs  
can change when the clock is in either state without affect-  
ing the flip-flop, provided that they are in the desired state  
during the recommended setup and hold times relative to  
the falling edge of the clock. A LOW signal on SD or CD  
Asynchronous Inputs:  
LOW input to SD sets Q to HIGH level  
LOW input to CD sets Q to LOW level  
Clear and Set are independent of clock  
Simultaneous LOW on CD and SD makes both Q  
and Q HIGH  
prevents clocking and forces Q or Q HIGH, respectively.  
Ordering Code:  
Order Number Package Number  
Package Description  
74F112SC  
74F112SJ  
74F112PC  
M16A  
M16D  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 1999 Fairchild Semiconductor Corporation  
DS009472  
www.fairchildsemi.com  

74F112PC 替代型号

型号 品牌 替代类型 描述 数据表
SN74F112N TI

功能相似

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74F112SC FAIRCHILD

功能相似

Dual JK Negative Edge-Triggered Flip-Flop

与74F112PC相关器件

型号 品牌 获取价格 描述 数据表
74F112PC_NL FAIRCHILD

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
74F112PCQM FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, PDIP16,
74F112PCQR TI

获取价格

74F112PCQR
74F112PCQR ROCHESTER

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
74F112PCQR FAIRCHILD

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
74F112PCX FAIRCHILD

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
74F112QC TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,LDCC,20PIN,PLASTIC
74F112QCQR FAIRCHILD

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
74F112SC FAIRCHILD

获取价格

Dual JK Negative Edge-Triggered Flip-Flop
74F112SCQR FAIRCHILD

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output