5秒后页面跳转
74AUP2G02GM,125 PDF预览

74AUP2G02GM,125

更新时间: 2024-01-08 10:19:08
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路触发器
页数 文件大小 规格书
17页 83K
描述
74AUP2G02 - Low-power dual 2-input NOR gate QFN 8-Pin

74AUP2G02GM,125 技术参数

生命周期:Active零件包装代码:QFN
包装说明:VQCCN,针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:13 weeks风险等级:1.44
Samacsys Description:74AUP2G02 - Low-power dual 2-input NOR gate@en-us系列:AUP/ULP/V
JESD-30 代码:S-PQCC-N8JESD-609代码:e4
长度:1.6 mm逻辑集成电路类型:NOR GATE
湿度敏感等级:1功能数量:1
输入次数:2端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):24.7 ns
座面最大高度:0.5 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:1.6 mm

74AUP2G02GM,125 数据手册

 浏览型号74AUP2G02GM,125的Datasheet PDF文件第5页浏览型号74AUP2G02GM,125的Datasheet PDF文件第6页浏览型号74AUP2G02GM,125的Datasheet PDF文件第7页浏览型号74AUP2G02GM,125的Datasheet PDF文件第9页浏览型号74AUP2G02GM,125的Datasheet PDF文件第10页浏览型号74AUP2G02GM,125的Datasheet PDF文件第11页 
74AUP2G02  
NXP Semiconductors  
Low-power dual 2-input NOR gate  
11. Dynamic characteristics  
Table 8.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.  
Symbol Parameter  
Conditions  
Tamb = 25 °C  
Min Typ[1] Max  
Tamb = 40 °C to +125 °C Unit  
Min  
Max  
Max  
(85 °C) (125 °C)  
CL = 5 pF  
[2]  
[2]  
[2]  
[2]  
tpd  
propagation delay nA, nB to nY; see Figure 8  
VCC = 0.8 V  
-
17.0  
5.1  
3.7  
3.0  
2.4  
2.2  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
2.5  
1.6  
1.3  
1.0  
1.0  
10.8  
6.7  
5.3  
3.9  
3.4  
2.1  
1.4  
1.1  
0.9  
0.8  
12.1  
7.8  
6.2  
4.6  
4.0  
13.4  
8.6  
6.9  
5.1  
4.4  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
CL = 10 pF  
tpd  
propagation delay nA, nB to nY; see Figure 8  
VCC = 0.8 V  
-
20.4  
6.0  
4.3  
3.6  
3.0  
2.7  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
2.4  
1.9  
1.6  
1.4  
1.3  
12.8  
7.9  
6.2  
4.7  
4.2  
2.2  
1.7  
1.5  
1.2  
1.2  
14.3  
9.2  
7.3  
5.6  
5.0  
15.8  
10.2  
8.1  
6.2  
5.5  
CL = 15 pF  
tpd  
propagation delay nA, nB to nY; see Figure 8  
VCC = 0.8 V  
-
23.9  
6.8  
4.8  
4.0  
3.4  
3.2  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
3.4  
2.3  
1.9  
1.7  
1.6  
14.6  
8.9  
7.0  
5.4  
4.8  
3.1  
2.0  
1.7  
1.5  
1.4  
16.4  
10.4  
8.3  
18.1  
11.5  
9.2  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
6.3  
7.0  
VCC = 3.0 V to 3.6 V  
5.7  
6.3  
CL = 30 pF  
tpd  
propagation delay nA, nB to nY; see Figure 8  
VCC = 0.8 V  
-
34.2  
9.0  
6.4  
5.3  
4.5  
4.2  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
4.6  
3.4  
2.6  
2.4  
2.3  
19.9  
11.8  
9.3  
4.1  
2.9  
2.3  
2.1  
2.1  
22.4  
13.9  
11.1  
8.5  
24.7  
15.3  
12.3  
9.4  
7.1  
6.4  
7.7  
8.5  
74AUP2G02_3  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 03 — 11 December 2008  
8 of 17  
 

与74AUP2G02GM,125相关器件

型号 品牌 描述 获取价格 数据表
74AUP2G02GN NEXPERIA Low-power dual 2-input NOR gateProduction

获取价格

74AUP2G02GS NEXPERIA Low-power dual 2-input NOR gateProduction

获取价格

74AUP2G02GT NXP Low-power dual 2-input NOR gate

获取价格

74AUP2G02GT NEXPERIA Low-power dual 2-input NOR gateProduction

获取价格

74AUP2G04 NXP Low-power dual inverter

获取价格

74AUP2G04 DIODES DUAL INVERTERS

获取价格