5秒后页面跳转
74AUP2G02DC PDF预览

74AUP2G02DC

更新时间: 2023-09-03 20:29:10
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
17页 264K
描述
Low-power dual 2-input NOR gateProduction

74AUP2G02DC 数据手册

 浏览型号74AUP2G02DC的Datasheet PDF文件第4页浏览型号74AUP2G02DC的Datasheet PDF文件第5页浏览型号74AUP2G02DC的Datasheet PDF文件第6页浏览型号74AUP2G02DC的Datasheet PDF文件第8页浏览型号74AUP2G02DC的Datasheet PDF文件第9页浏览型号74AUP2G02DC的Datasheet PDF文件第10页 
Nexperia  
74AUP2G02  
Low-power dual 2-input NOR gate  
11. Dynamic characteristics  
Table 8. Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 7.  
Symbol Parameter Conditions  
CL = 5 pF  
Tamb = 25 °C  
-40 °C to +85 °C -40 °C to +125 °C Unit  
Min Typ[1] Max  
Min  
Max  
Min  
Max  
tpd  
propagation nA, nB to nY; see Fig. 6  
[2]  
[2]  
[2]  
[2]  
delay  
VCC = 0.8 V  
-
17.0  
5.1  
3.7  
3.0  
2.4  
2.2  
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
2.5  
1.6  
1.3  
1.0  
1.0  
10.8  
6.7  
5.3  
3.9  
3.4  
2.1  
1.4  
1.1  
0.9  
0.8  
12.1  
7.8  
6.2  
4.6  
4.0  
2.1  
1.4  
1.1  
0.9  
0.8  
13.4  
8.6  
6.9  
5.1  
4.4  
CL = 10 pF  
tpd  
propagation nA, nB to nY; see Fig. 6  
delay  
VCC = 0.8 V  
-
20.4  
6.0  
4.3  
3.6  
3.0  
2.7  
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
2.4  
1.9  
1.6  
1.4  
1.3  
12.8  
7.9  
6.2  
4.7  
4.2  
2.2  
1.7  
1.5  
1.2  
1.2  
14.3  
9.2  
7.3  
5.6  
5.0  
2.2  
1.7  
1.5  
1.2  
1.2  
15.8  
10.2  
8.1  
6.2  
5.5  
CL = 15 pF  
tpd propagation nA, nB to nY; see Fig. 6  
delay  
VCC = 0.8 V  
-
23.9  
6.8  
4.8  
4.0  
3.4  
3.2  
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
3.4  
2.3  
1.9  
1.7  
1.6  
14.6  
8.9  
7.0  
5.4  
4.8  
3.1  
2.0  
1.7  
1.5  
1.4  
16.4  
10.4  
8.3  
3.1  
2.0  
1.7  
1.5  
1.4  
18.1  
11.5  
9.2  
6.3  
7.0  
5.7  
6.3  
CL = 30 pF  
tpd  
propagation nA, nB to nY; see Fig. 6  
delay  
VCC = 0.8 V  
-
34.2  
9.0  
6.4  
5.3  
4.5  
4.2  
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
4.6  
3.4  
2.6  
2.4  
2.3  
19.9  
11.8  
9.3  
4.1  
2.9  
2.3  
2.1  
2.1  
22.4  
13.9  
11.1  
8.5  
4.1  
2.9  
2.3  
2.1  
2.1  
24.7  
15.3  
12.3  
9.4  
7.1  
6.4  
7.7  
8.5  
©
74AUP2G02  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 9 — 27 July 2021  
7 / 17  
 

与74AUP2G02DC相关器件

型号 品牌 描述 获取价格 数据表
74AUP2G02DC-G NXP 暂无描述

获取价格

74AUP2G02GD NXP Low-power dual 2-input NOR gate

获取价格

74AUP2G02GD,125 NXP 74AUP2G02 - Low-power dual 2-input NOR gate SON 8-Pin

获取价格

74AUP2G02GM NXP Low-power dual 2-input NOR gate

获取价格

74AUP2G02GM,125 NXP 74AUP2G02 - Low-power dual 2-input NOR gate QFN 8-Pin

获取价格

74AUP2G02GN NEXPERIA Low-power dual 2-input NOR gateProduction

获取价格