5秒后页面跳转
74AUP2G00DC PDF预览

74AUP2G00DC

更新时间: 2024-02-21 05:53:08
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 84K
描述
Low-power dual 2-input NAND gate

74AUP2G00DC 数据手册

 浏览型号74AUP2G00DC的Datasheet PDF文件第1页浏览型号74AUP2G00DC的Datasheet PDF文件第2页浏览型号74AUP2G00DC的Datasheet PDF文件第4页浏览型号74AUP2G00DC的Datasheet PDF文件第5页浏览型号74AUP2G00DC的Datasheet PDF文件第6页浏览型号74AUP2G00DC的Datasheet PDF文件第7页 
74AUP2G00  
Philips Semiconductors  
Low-power dual 2-input NAND gate  
74AUP2G00  
terminal 1  
index area  
74AUP2G00  
1Y  
1
1A  
1B  
1
2
3
4
8
7
6
5
V
CC  
7
6
5
1A  
1B  
2Y  
1Y  
2B  
2A  
2B  
2
3
2Y  
2A  
GND  
001aae364  
001aae363  
Transparent top view  
Transparent top view  
Fig 5. Pin configuration SOT833-1 (XSON8)  
Fig 6. Pin configuration SOT902-1 (XQFN8)  
6.2 Pin description  
Table 3.  
Symbol  
Pin description  
Pin  
Description  
SOT765-1 and SOT833-1  
SOT902-1  
1A  
1
2
3
4
5
6
7
8
7
6
5
4
3
2
1
8
data input 1A  
data input 1B  
data output 2Y  
ground (0 V)  
data input 2A  
data input 2B  
data output 1Y  
supply voltage  
1B  
2Y  
GND  
2A  
2B  
1Y  
VCC  
7. Functional description  
Table 4.  
Function table[1]  
Input  
nA  
L
Output  
nB  
L
nY  
H
L
H
L
H
H
H
H
H
L
[1] H = HIGH voltage level;  
L = LOW voltage level.  
74AUP2G00_1  
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.  
Product data sheet  
Rev. 01 — 25 August 2006  
3 of 16  

与74AUP2G00DC相关器件

型号 品牌 描述 获取价格 数据表
74AUP2G00DC-G NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00DC-Q100 NEXPERIA Low-power dual 2-input NAND gateProduction

获取价格

74AUP2G00GD NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00GD,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin

获取价格

74AUP2G00GM NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00GM,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate QFN 8-Pin

获取价格