5秒后页面跳转
74AUP1Z125GW-G PDF预览

74AUP1Z125GW-G

更新时间: 2024-02-29 18:07:09
品牌 Logo 应用领域
恩智浦 - NXP 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
29页 136K
描述
IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-363, SC-88, 6 PIN, Bus Driver/Transceiver

74AUP1Z125GW-G 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOT-363包装说明:PLASTIC, ROHS COMPLIANT, SOT-363, SC-88, 6 PIN
针数:6Reach Compliance Code:unknown
风险等级:5.42系列:AUP/ULP/V
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:1
功能数量:1端口数量:2
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):17.9 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:TIN
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1Z125GW-G 数据手册

 浏览型号74AUP1Z125GW-G的Datasheet PDF文件第5页浏览型号74AUP1Z125GW-G的Datasheet PDF文件第6页浏览型号74AUP1Z125GW-G的Datasheet PDF文件第7页浏览型号74AUP1Z125GW-G的Datasheet PDF文件第9页浏览型号74AUP1Z125GW-G的Datasheet PDF文件第10页浏览型号74AUP1Z125GW-G的Datasheet PDF文件第11页 
74AUP1Z125  
NXP Semiconductors  
Low-power X-tal driver with enable and internal resistor  
Table 7.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions Min  
VOH  
Typ  
Max  
Unit  
HIGH-level output voltage Y output; VI at X1 input = VIH or VIL  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
IO = 1.1 mA; VCC = 1.1 V  
VCC 0.1  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
0.7 × VCC  
1.03  
1.30  
1.97  
1.85  
2.67  
2.55  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
IO = 3.1 mA; VCC = 2.3 V  
IO = 2.7 mA; VCC = 3.0 V  
IO = 4.0 mA; VCC = 3.0 V  
X2 output; VI = GND or VCC  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
IO = 1.1 mA; VCC = 1.1 V  
V
CC 0.1  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
0.7 × VCC  
1.03  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
1.30  
1.97  
IO = 3.1 mA; VCC = 2.3 V  
1.85  
IO = 2.7 mA; VCC = 3.0 V  
2.67  
IO = 4.0 mA; VCC = 3.0 V  
2.55  
VOL  
LOW-level output voltage  
Y output; VI at X1 input = VIH or VIL  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
IO = 1.1 mA; VCC = 1.1 V  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
IO = 3.1 mA; VCC = 2.3 V  
IO = 2.7 mA; VCC = 3.0 V  
IO = 4.0 mA; VCC = 3.0 V  
X2 output; VI = GND or VCC  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
IO = 1.1 mA; VCC = 1.1 V  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
IO = 3.1 mA; VCC = 2.3 V  
IO = 2.7 mA; VCC = 3.0 V  
IO = 4.0 mA; VCC = 3.0 V  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1  
V
V
V
V
V
V
V
V
0.3 × VCC  
0.37  
0.35  
0.33  
0.45  
0.33  
0.45  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1  
V
V
V
V
V
V
V
V
0.3 × VCC  
0.37  
0.35  
0.33  
0.45  
0.33  
0.45  
74AUP1Z125_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 7 August 2008  
8 of 29  

74AUP1Z125GW-G 替代型号

型号 品牌 替代类型 描述 数据表
74AUP1Z125GW NEXPERIA

功能相似

Low-power X-tal driver with enable and internal resistor; 3-stateProduction

与74AUP1Z125GW-G相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G00 NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00 DIODES

获取价格

Dual 2 Input NAND Logic Gates
74AUP2G00DC NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00DC NEXPERIA

获取价格

Low-power dual 2-input NAND gateProduction
74AUP2G00DC-G NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00DC-Q100 NEXPERIA

获取价格

Low-power dual 2-input NAND gateProduction
74AUP2G00GD NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00GD,125 NXP

获取价格

74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin
74AUP2G00GM NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00GM,125 NXP

获取价格

74AUP2G00 - Low-power dual 2-input NAND gate QFN 8-Pin