5秒后页面跳转
74AUP1G158GW PDF预览

74AUP1G158GW

更新时间: 2024-11-06 11:12:27
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
17页 259K
描述
Low-power 2-input multiplexer; invertingProduction

74AUP1G158GW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.17
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G6
JESD-609代码:e3长度:2 mm
逻辑集成电路类型:MULTIPLEXER湿度敏感等级:1
功能数量:1输入次数:2
输出次数:1端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):21 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1G158GW 数据手册

 浏览型号74AUP1G158GW的Datasheet PDF文件第2页浏览型号74AUP1G158GW的Datasheet PDF文件第3页浏览型号74AUP1G158GW的Datasheet PDF文件第4页浏览型号74AUP1G158GW的Datasheet PDF文件第5页浏览型号74AUP1G158GW的Datasheet PDF文件第6页浏览型号74AUP1G158GW的Datasheet PDF文件第7页 
74AUP1G158  
Low-power 2-input multiplexer; inverting  
Rev. 8 — 17 July 2023  
Product data sheet  
1. General description  
The 74AUP1G158 is a single 2-input inverting multiplexer. Schmitt-trigger action at all inputs  
makes the circuit tolerant of slower input rise and fall times. This device ensures very low static  
and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is  
fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output,  
preventing the potentially damaging backflow current through the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
CMOS low power dissipation  
High noise immunity  
Overvoltage tolerant inputs to 3.6 V  
Low static power consumption; ICC = 0.9 μA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AUP1G158GW  
74AUP1G158GM  
74AUP1G158GN  
74AUP1G158GS  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
TSSOP6  
plastic thin shrink small outline package; 6 leads;  
body width 1.25 mm  
SOT363-2  
XSON6  
XSON6  
XSON6  
plastic extremely thin small outline package; no leads; SOT886  
6 terminals; body 1 × 1.45 × 0.5 mm  
extremely thin small outline package; no leads;  
6 terminals; body 0.9 × 1.0 × 0.35 mm  
SOT1115  
extremely thin small outline package; no leads;  
6 terminals; body 1.0 × 1.0 × 0.35 mm  
SOT1202  
 
 
 

74AUP1G158GW 替代型号

型号 品牌 替代类型 描述 数据表
74AUP1G157GW NEXPERIA

功能相似

Low-power 2-input multiplexerProduction

与74AUP1G158GW相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G158GW,125 NXP

获取价格

74AUP1G158 - Low-power 2-input multiplexer; inverting TSSOP 6-Pin
74AUP1G16 NEXPERIA

获取价格

Low-power buffer
74AUP1G16GF NEXPERIA

获取价格

Low-power buffer
74AUP1G16GM NEXPERIA

获取价格

Low-power buffer
74AUP1G16GW NEXPERIA

获取价格

Low-power buffer
74AUP1G17 NXP

获取价格

Low-power Schmitt-trigger buffer
74AUP1G17 DIODES

获取价格

SINGLE SCHMITT-TRIGGER BUFFER
74AUP1G175 NXP

获取价格

Low-power D-type flip-flop with reset; positive-edge trigger
74AUP1G175GF NXP

获取价格

Low-power D-type flip-flop with reset; positive-edge trigger
74AUP1G175GF,132 NXP

获取价格

74AUP1G175 - Low-power D-type flip-flop with reset; positive-edge trigger SON 6-Pin