Datasheet > 74AUP1G02

74AUP1G02

更新时间： 2024-11-24 12:23:19

品牌	Logo	应用领域
美台 - DIODES		输入元件
页数	文件大小	规格书
11页	186K
描述
SINGLE 2 INPUT POSITIVE NOR GATE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G02 数据手册

74AUP1G02

SINGLE 2 INPUT POSITIVE NOR GATE

Description

Pin Assignments

The Advanced Ultra Low Power (AUP) CMOS logic family is designed

for low power and extended battery life in portable applications.

The 74AUP1G02 is a single 2-input positive NOR gate with a

standard push-pull output designed for operation over a power supply

range of 0.8V to 3.6V. The device is fully specified for partial power

down applications using I_OFF. The I_OFFcircuitry disables the output

preventing damaging current backflow when the device is powered

down. The gate performs the positive Boolean function:

Y = A + B or Y = A • B

Features

•

Advanced Ultra Low Power (AUP) CMOS

Supply Voltage Range from 0.8V to 3.6V

± 4mA Output Drive at 3.0V

Low Static power consumption

_CC< 0.9µA

Low Dynamic Power Consumption

_PD= 6.4pF (Typical at 3.6V)

•

Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for

Slower Input Rise and Fall Time. The hysteresis is typically

250 mV at Vcc = 3.0V

Applications

•

_OFFSupports Partial-Power-Down Mode Operation

•

Suited for battery and low power needs

Wide array of products such as:

ESD Protection Exceeds JESD 22

2000-V Human Body Model (A114-A)

Tablets, E-readers

Exceeds 1000-V Charged Device Model (C101C)

Cell Phones, Personal Navigation / GPS

MP3 players ,Cameras, Video Recorders

PCs ultrabooks, notebooks, netbooks,

Computer peripherals, hard drives, CD/DVD ROM

TV, DVD, DVR, set top box

•

Latch-Up Exceeds 100mA per JESD 78, Class II

Range of Package Options SOT353, DFN1410, and DFN1010

Leadless packages per JESD30E

DFN1010 denoted as X2-DFN1010-6

DFN1014 denoted as X2-DFN1014-6

•

Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)

Halogen and Antimony Free. “Green” Device (Note 3)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

2. See http://www.diodes.com for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and

<1000ppm antimony compounds.

Click here for ordering information, located at the end of datasheet

1 of 11

www.diodes.com

August 2012

74AUP1G02

Document number: DS35146 Rev. 1- 2

12 3 4 5 6 7...11

中文翻译

下载PDF

与74AUP1G02相关器件

型号	品牌	获取价格	描述	数据表
74AUP1G02FW4-7	DIODES	获取价格	SINGLE 2 INPUT POSITIVE NOR GATE
74AUP1G02FZ4-7	DIODES	获取价格	SINGLE 2 INPUT POSITIVE NOR GATE
74AUP1G02GF	NXP	获取价格	Low-power 2-input NOR gate
74AUP1G02GF,132	NXP	获取价格	74AUP1G02 - Low-power 2-input NOR-gate SON 6-Pin
74AUP1G02GM	NXP	获取价格	Low-power 2-input NOR gate
74AUP1G02GM	NEXPERIA	获取价格	Low-power 2-input NOR gateProduction
74AUP1G02GM,132	NXP	获取价格	74AUP1G02 - Low-power 2-input NOR-gate SON 6-Pin
74AUP1G02GM-H	NXP	获取价格	IC AUP/ULP/V SERIES, 2-INPUT NOR GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252
74AUP1G02GN	NXP	获取价格	Low-power 2-input NOR gate
74AUP1G02GN	NEXPERIA	获取价格	Low-power 2-input NOR gateProduction

与74AUP1G02相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP1G02

74AUP1G02 数据手册

与74AUP1G02相关器件

与74AUP1G02相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP1G02

74AUP1G02 数据手册

与74AUP1G02相关器件

与74AUP1G02相关文章

您还可以找

您在本页遇到什么问题？