5秒后页面跳转
XRK39351_0611 PDF预览

XRK39351_0611

更新时间: 2024-11-02 03:13:51
品牌 Logo 应用领域
艾科嘉 - EXAR 时钟驱动器输出元件
页数 文件大小 规格书
12页 331K
描述
3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER

XRK39351_0611 数据手册

 浏览型号XRK39351_0611的Datasheet PDF文件第2页浏览型号XRK39351_0611的Datasheet PDF文件第3页浏览型号XRK39351_0611的Datasheet PDF文件第4页浏览型号XRK39351_0611的Datasheet PDF文件第5页浏览型号XRK39351_0611的Datasheet PDF文件第6页浏览型号XRK39351_0611的Datasheet PDF文件第7页 
xr  
XRK39351  
3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER  
NOVEMBER 2006  
REV. 1.0.0  
input is pulled low. This is a test mode intended for  
system debug purposes.  
GENERAL DESCRIPTION  
The XRK39351 is a low voltage PLL based clock  
driver designed for high speed clock distribution  
applications.  
The XRK39351 has an output/input frequency range  
of 25MHz to 200MHz with the PLL enabled and an  
input frequency range of 2MHz to 300MHz when the  
PLL is disabled (test mode).  
The XRK39351 has two reference clock inputs, one  
LVPECL and the other LVCMOS. The REF_SEL  
input selects clock input to be used as the PLL’s  
reference source.  
FEATURES  
9 LVCMOS Outputs (4 banks)  
25 - 200 MHz output frequency range  
Fully Integrated PLL  
The XRK39351 uses PLL technology to frequency  
lock its outputs to the clock reference input. The  
divider in the feedback path will determine the  
frequency of the VCO. The XRK39351 provides 9  
LVCMOS outputs that are separated into 4 banks.  
Each of the separate output banks can individually  
divide down the VCO output frequency. This allows  
the XRK39351 to generate a variety of output-to-input  
frequency ratios (1:1, 1:2, 1:4, 2:1 and 4:1). All  
outputs provide LVCMOS compatible levels while  
driving 50Ω terminated transmission lines.  
2.5V or 3.3V Operation  
Selectable reference clock input, LVCMOS or  
LVPECL  
150ps max output to output skew  
Pin compatible with MPC9351  
Industrial temp range: -40°C to +85°C  
32-Lead TQFP Packaging  
The input reference clock can be directly applied to  
the output dividers bypassing the PLL when PLL_EN  
FIGURE 1. BLOCK DIAGRAM OF THE XRK39351  
REF_SEL  
÷ 2  
0
1
QA  
QB  
TCLK  
1
0
0
1
Ref  
FB  
4
8
÷
÷
PECL  
PECL  
PLL  
FB_IN  
0
1
VDD  
PLL_EN  
SELA  
SELB  
SELC  
SELD  
0
1
QC0  
QC1  
QD0  
QD1  
QD2  
QD3  
QD4  
0
1
OE  
Exar Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com  

与XRK39351_0611相关器件

型号 品牌 获取价格 描述 数据表
XRK39351CQ EXAR

获取价格

3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER
XRK39351IQ EXAR

获取价格

3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER
XRK39653 EXAR

获取价格

3.3V, 8-OUTPUT ZERO DELAY BUFFER
XRK39653_0611 EXAR

获取价格

3.3V, 8-OUTPUT ZERO DELAY BUFFER
XRK39653CQ EXAR

获取价格

3.3V, 8-OUTPUT ZERO DELAY BUFFER
XRK39653IQ EXAR

获取价格

3.3V, 8-OUTPUT ZERO DELAY BUFFER
XRK39653IQ-F EXAR

获取价格

3.3V, 8-OUTPUT ZERO DELAY BUFFER
XRK39910 EXAR

获取价格

3.3V LOW SKEW PLL CLOCK DRIVER
XRK39910CD-2 EXAR

获取价格

3.3V LOW SKEW PLL CLOCK DRIVER
XRK39910CD-5 EXAR

获取价格

3.3V LOW SKEW PLL CLOCK DRIVER