5秒后页面跳转
XRK39910ID-2 PDF预览

XRK39910ID-2

更新时间: 2024-11-02 02:51:59
品牌 Logo 应用领域
艾科嘉 - EXAR 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 255K
描述
3.3V LOW SKEW PLL CLOCK DRIVER

XRK39910ID-2 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP24,.4
针数:24Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N系列:39910
输入调节:STANDARDJESD-30 代码:R-PDSO-G24
长度:15.4 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:24实输出次数:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP24,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):225
电源:3.3 VProp。Delay @ Nom-Sup:0.25 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.25 ns
座面最大高度:2.65 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
Base Number Matches:1

XRK39910ID-2 数据手册

 浏览型号XRK39910ID-2的Datasheet PDF文件第2页浏览型号XRK39910ID-2的Datasheet PDF文件第3页浏览型号XRK39910ID-2的Datasheet PDF文件第4页浏览型号XRK39910ID-2的Datasheet PDF文件第5页浏览型号XRK39910ID-2的Datasheet PDF文件第6页浏览型号XRK39910ID-2的Datasheet PDF文件第7页 
XRK39910  
3.3V LOW SKEW PLL CLOCK DRIVER  
JULY 2006  
REV. 1.0.0  
FEATURES  
FUNCTIONAL DESCRIPTION  
Eight zero delay outputs  
The XRK39910 is a high fanout phase locked-loop  
clock driver intended for high performance computing  
and data-communications applications. It has eight  
zero delay LVTTL outputs.  
When the OE pin is held low, all the outputs are syn-  
chronously enabled. However, if OE is held high, all  
the outputs except Q2 and Q3 are synchronously dis-  
abled.  
Furthermore, when the PE is held high, all the outputs  
are synchronized with the positive edge of the CLKIN.  
When PE is held low, all the outputs are synchronized  
with the negative edge of CLKIN.  
The FB_IN signal is compared with the input CLKIN  
signal at the phase detector in order to drive the  
VCO. Phase differences cause the VCO of the PLL to  
adjust upwards or downwards accordingly.  
An internal loop filter moderates the response of the  
VCO to the phase detector. The loop filter transfer  
function has been chosen to provide minimal jitter (or  
frequency variation) while still providing accurate  
responses to input frequency changes.  
12mA balanced drive outputs  
Output frequency: 15MHz to 85MHz  
<250ps of output to output skew  
Low Jitter: <200ps peak-to-peak  
3 skew grades  
External feedback, internal loop filter  
Selectable  
synchronization  
Synchronous output enable  
positive  
or  
negative  
edge  
3-level inputs for PLL range control  
PLL bypass for DC testing  
Available in SOIC package  
FIGURE 2. PIN CONFIGURATION  
1
24  
CLKIN  
VDDPLL  
FSEL  
nc  
GND  
Bypass  
nc  
2
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
3
4
OE  
FIGURE 1. FUNCTIONAL BLOCK DIAGRAM  
5
PE  
VDD  
6
VDD  
Q0  
Q7  
Q0  
XRK39910  
7
Q6  
H
M
L
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
8
Q1  
GND  
Q5  
CLKIN  
FB_IN  
Ref  
VCO  
9
GND  
Q2  
PLL  
10  
11  
12  
Q4  
Feedback  
Q3  
VDD  
VDD  
FB_IN  
FSEL*  
PE  
Bypass*  
OE  
* Tri-Level inputs  
Exar Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com  

与XRK39910ID-2相关器件

型号 品牌 获取价格 描述 数据表
XRK39910ID-5 EXAR

获取价格

3.3V LOW SKEW PLL CLOCK DRIVER
XRK39910ID-7 EXAR

获取价格

3.3V LOW SKEW PLL CLOCK DRIVER
XRK4991 EXAR

获取价格

3.3V HIGH-SPEED (85 MHZ) PROGRAMMABLE SKEW CLOCK BUFFER
XRK49911 EXAR

获取价格

3.3V HIGH-SPEED (110 MHZ) PROGRAMMABLE SKEW CLOCK BUFFER
XRK49911CJ-2 EXAR

获取价格

3.3V HIGH-SPEED (110 MHZ) PROGRAMMABLE SKEW CLOCK BUFFER
XRK49911CJ-2F EXAR

获取价格

PLL Based Clock Driver, 49911 Series, 8 True Output(s), 0 Inverted Output(s), TTL, PQCC32,
XRK49911CJ-5 EXAR

获取价格

3.3V HIGH-SPEED (110 MHZ) PROGRAMMABLE SKEW CLOCK BUFFER
XRK49911CJ-7 EXAR

获取价格

3.3V HIGH-SPEED (110 MHZ) PROGRAMMABLE SKEW CLOCK BUFFER
XRK49911CJ-7F EXAR

获取价格

PLL Based Clock Driver, 49911 Series, 8 True Output(s), 0 Inverted Output(s), TTL, PQCC32,
XRK49911IJ-2 EXAR

获取价格

3.3V HIGH-SPEED (110 MHZ) PROGRAMMABLE SKEW CLOCK BUFFER