TMS570LS20206-EP, TMS570LS20216-EP
www.ti.com
SPNS209A –JUNE 2012–REVISED AUGUST 2012
TMS570LS Series 16/32-BIT RISC Flash Microcontroller
Check for Samples: TMS570LS20206-EP, TMS570LS20216-EP
1 TMS570LS Series 16/32-BIT RISC Flash Microcontroller
1.1 Features
1
• The TMS570LS20206-EP and TMS570LS20216-
EP use the same silicon (die) as the TMS
TMS570LS Series IEC 61508 SIL3 certified
microcontroller family however it is instead
certified to meet GEIA-STD-00021-1 for
Aerospace Qualified Electronic Components
and tested for operation over the military
temperature range.
• Frequency-Modulated Zero-Pin Phase-Locked
Loop (FMzPLL)-Based Clock Module
– Oscillator and PLL clock monitor
• Up to 115 Peripheral IO pins
– 16 Dedicated GIO - 8 w/ External Interrupts
– Programmable External Clock (ECLK)
• Communication Interfaces
– Three Multi-buffered Serial Peripheral
Interface (MibSPI) each with:
• High-Performance Microcontroller
– Dual CPUs running in Lockstep
•
•
•
Four Chip Selects and one Enable pin
128 buffers with parity
One with parallel mode
– ECC on Flash and SRAM
– CPU and Memory BIST (Built-In Self Test)
– Error Signaling Module (ESM) w/ Error Pin
• ARM® Cortex™-R4F 32-Bit RISC CPU
– Two UART (SCI) interfaces with Local
Interconnect Network Interface (LIN 2.0)
– Three CAN (DCAN) Controller
– Efficient 1.6 DMIPS/MHz with 8-stage
pipeline
– Floating Point Unit with Single/Double
Precision
•
•
Two with 64 mailboxes, one with 32
Parity on mailbox RAM
– Dual Channel FlexRay™ Controller
– Memory Protection Unit (MPU)
– Open Architecture With Third-Party Support
• Operating Features
•
•
8K-Byte message RAM with parity
Transfer Unit with MPU and parity
• High-End Timer (NHET)
– Up to 160-MHz System Clock
– Core Supply Voltage (VCC): 1.5 V
– I/O Supply Voltage (VCCIO): 3.3 V
• Integrated Memory
– 32 Programmable I/O Channels
– 128 Words High-End Timer RAM with parity
– Transfer Unit with MPU and parity
• Two 12-Bit Multi-Buffered ADCs (MibADC)
– 24 total ADC Input channels
– 2M-Byte Flash with ECC
– 60K-Byte RAM with ECC
– Each has 64 Buffers with parity
• Trace and Calibration Interfaces
– Embedded Trace Module (ETMR4)
– Data Modification Module (DMM)
– RAM Trace Port (RTP)
• Multiple Communication interfaces including
FlexRay, CAN, and LIN
• NHET Timer and 2x 12-bit ADCs
• External Memory Interface (EMIF)
– 16bit Data, 22bit Address, 4 Chip Selects
• Common TMS570 Platform Architecture
– Consistent Memory Map across the family
– Real-Time Interrupt (RTI) OS Timer
– Vectored Interrupt Module (VIM)
– Parameter Overlay Module (POM)
• On-Chip emulation logic including IEEE 1149.1
JTAG, Boundary Scan and ARM Coresight
components
• Full Development Kit Available
– Development Boards
– Cyclic Redundancy Checker (CRC,
2 Channels)
– Code Composer Studio Integrated
Development Environment (IDE)
– HaLCoGen Code Generation Tool
– HET Assembler and Simulator
– nowFlash Flash Programming Tool
• Direct Memory Access (DMA) Controller
– 32 DMA requests and 16 Channels/ Control
Packets
– Parity on Control Packet Memory
– Dedicated Memory Protection Unit (MPU)
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to
specifications per the terms of the Texas Instruments standard warranty. Production
processing does not necessarily include testing of all parameters.
Copyright © 2012, Texas Instruments Incorporated
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
