SSTU32865

更新时间： 2024-11-04 22:50:07

品牌	Logo	应用领域
恩智浦 - NXP		双倍数据速率
页数	文件大小	规格书
29页	152K
描述
1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SSTU32865 数据手册

SSTU32865

1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM

applications

Rev. 02 — 28 September 2004

Product data sheet

1. General description

The SSTU32865 is a 1.8 V 28-bit 1:2 register speciﬁcally designed for use on two rank by

four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It is

similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the

functionality of the normally required two registers in a single package, thereby freeing up

board real-estate and facilitating routing to accommodate high-density Dual In-line

Memory Module (DIMM) designs.

The SSTU32865 also integrates a parity function, which accepts a parity bit from the

memory controller, compares it with the data received on the D-inputs and indicates

whether a parity error has occurred on its open-drain PTYERR pin (active-LOW).

The SSTU32865 is packaged in a 160-ball, 12 × 18 grid, 0.65 mm ball pitch, thin proﬁle

ﬁne-pitch ball grid array (TFBGA) package, which—while requiring a minimum

9 mm × 13 mm of board space—allows for adequate signal routing and escape using

conventional card technology.

2. Features

■ 28-bit data register supporting DDR2

■ Fully compliant to JEDEC standard JESD82-9

■ Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two

JEDEC-standard DDR2 registers (i.e. 2 × SSTU32864 or 2 × SSTU32866)

■ Parity checking function across 22 input data bits

■ Parity out signal

■ Controlled output impedance drivers enable optimal signal integrity and speed

■ Exceeds JESD82-9 speed performance (1.8 ns max. single-bit switching propagation

delay, 2.0 ns max. mass-switching)

■ Supports up to 450 MHz clock frequency of operation

■ Optimized pinout for high-density DDR2 module design

■ Chip-selects minimize power consumption by gating data outputs from changing state

■ Supports Stub Series Terminated Logic SSTL_18 data inputs

■ Differential clock (CK and CK) inputs

■ Supports Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

switching levels on the control and RESET inputs

■ Single 1.8 V supply operation

■ Available in 160-ball 9 mm × 13 mm, 0.65 mm ball pitch TFBGA package

12 3 4 5 6 7...29

中文翻译

下载PDF

与SSTU32865相关器件

型号	品牌	获取价格	描述	数据表
SSTU32865EG	NXP	获取价格	1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM
SSTU32865ET	NXP	获取价格	1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM
SSTU32865ET,518	NXP	获取价格	SSTU32865 - 1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM applications BGA
SSTU32865ET,557	NXP	获取价格	SSTU32865 - 1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM applications BGA
SSTU32866	NXP	获取价格	1.8 V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for DDR2 RDIMM a
SSTU32866EC	NXP	获取价格	1.8 V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for DDR2 RDIMM a
SSTU32866EC/G	NXP	获取价格	1.8 V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for DDR2 RDIMM a
SSTU32866EC/G,518	NXP	获取价格	SSTU32866 - 1.8 V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for
SSTU32866EC/G,551	NXP	获取价格	SSTU32866 - 1.8 V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for
SSTUA32864	NXP	获取价格	1.8 V configurable registered buffer for DDR2-667 RDIMM applications

与SSTU32865相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTU32865

SSTU32865 数据手册

与SSTU32865相关器件

与SSTU32865相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTU32865

SSTU32865 数据手册

与SSTU32865相关器件

与SSTU32865相关文章

您还可以找

您在本页遇到什么问题？