5秒后页面跳转
捷配首页

Datasheet > SN75LVDS81DGG
SN75LVDS81DGG PDF预览

SN75LVDS81DGG

更新时间： 2024-02-15 05:15:57
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
15页 199K
描述
FLATLINKE TRANSMITTER

阅读下载

中文翻译

获取价格

SN75LVDS81DGG 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP56,.3,20针数：56
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.9
差分输出：YES驱动器位数：7
输入特性：DIFFERENTIAL SCHMITT TRIGGER接口集成电路类型：LINE DRIVER
接口标准：EIA-644JESD-30 代码：R-PDSO-G56
长度：14 mm功能数量：4
端子数量：56最高工作温度：70 °C
最低工作温度：封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP56,.3,20
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
认证状态：Not Qualified最大接收延迟：
座面最大高度：1.2 mm子类别：Line Driver or Receivers
最大压摆率：110 mA最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED最大传输延迟：13.38 ns
宽度：6.1 mmBase Number Matches：1

SN75LVDS81DGG 数据手册

 浏览型号SN75LVDS81DGG的Datasheet PDF文件第2页浏览型号SN75LVDS81DGG的Datasheet PDF文件第3页浏览型号SN75LVDS81DGG的Datasheet PDF文件第4页浏览型号SN75LVDS81DGG的Datasheet PDF文件第5页浏览型号SN75LVDS81DGG的Datasheet PDF文件第6页浏览型号SN75LVDS81DGG的Datasheet PDF文件第7页 
SN75LVDS81  
FLATLINK TRANSMITTER  
SLLS258B – NOVEMBER 1996 – REVISED MAY 1999  
DGG PACKAGE  
(TOP VIEW)  
28:4 Data Channel Compression at up to  
227.5 Million Bytes per Second Throughput  
Suited for SVGA, XGA, or SXGA Display  
Data Transmission From Controller to  
Display With Very Low EMI  
V
D4  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
CC  
D5  
D3  
2
D6  
D7  
D2  
3
28 Data Channels and Clock In Low-Voltage  
TTL  
GND  
D1  
4
GND  
D8  
5
D0  
6
4 Data Channels and Clock-Out  
Low-Voltage Differential  
D9  
D27  
LVDSGND  
Y0M  
Y0P  
Y1M  
7
D10  
8
Operates From a Single 3.3-V Supply With  
250 mW (Typ)  
V
9
CC  
D11  
D12  
10  
11  
5-V Tolerant Data Inputs  
Falling Clock-Edge-Triggered Inputs  
D13 12  
GND 13  
D14 14  
45 Y1P  
Packaged in Thin Shrink Small-Outline  
Package With 20-Mil Terminal Pitch  
44 LVDSV  
CC  
43 LVDSGND  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
D15  
D16  
NC  
Y2M  
Consumes Less Than 1 mW When Disabled  
Y2P  
Wide Phase-Lock Input Frequency  
Range . . . 31 MHz to 68 MHz  
CLKOUTM  
CLKOUTP  
Y3M  
D17  
D18  
D19  
GND  
D20  
D21  
D22  
D23  
No External Components Required for PLL  
Outputs Meet or Exceed the Requirements  
of ANSI EIA/TIA-644 Standard  
Y3P  
LVDSGND  
PLLGND  
Improved Replacement for the National  
DS90C581  
PLLV  
CC  
PLLGND  
SHTDN  
CLKIN  
D26  
description  
V
CC  
The SN75LVDS81 FlatLink transmitter contains  
four 7-bit parallel-load serial-out shift registers, a  
7× clock synthesizer, and five low-voltage  
differential-signaling (LVDS) line drivers in a  
single integrated circuit. These functions allow  
D24  
D25  
GND  
NC – Not Connected  
28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for  
receipt by a compatible receiver, such as the SN75LVDS82. The SN75LVDS81 can also be used in 21-bit links  
with the SN75LVDS86 receiver.  
When transmitting, data bits D0 through D27 are each loaded into registers upon the falling edge of the input  
clock signal (CLKIN) The frequency of CLKIN is multiplied seven times (7×) and then used to unload the data  
registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output  
to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.  
The SN75LVDS81 requires no external components and little or no control. The data bus appears the same  
at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The  
only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock  
and shut off the LVDS output drivers for lower power consumption. A low-level on SHTDN clears all internal  
registers to a low level.  
The SN75LVDS81 is characterized for operation over free-air temperature ranges of 0 C to 70 C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
FlatLink is a registered trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN75LVDS81DGG相关器件

型号 品牌 获取价格 描述 数据表
SN75LVDS82 TI

获取价格

 		FLATLINKE RECEIVER
SN75LVDS82CDGG TI

获取价格

 		LINE RECEIVER, PDSO56
SN75LVDS82CDGGR TI

获取价格

 		LINE RECEIVER, PDSO56
SN75LVDS82DGG TI

获取价格

 		FLATLINKE RECEIVER
SN75LVDS82DGGG4 TI

获取价格

 		FlatLink™ Receiver 56-TSSOP 0 to 70
SN75LVDS82DGGR TI

获取价格

 		FlatLink™ RECEIVER
SN75LVDS83 TI

获取价格

 		FLATLINKE TRANSMITTER
SN75LVDS83A TI

获取价格

 		FLATLINK™ TRANSMITTER
SN75LVDS83ADGG TI

获取价格

 		FLATLINK™ TRANSMITTER
SN75LVDS83ADGGR TI

获取价格

 		FLATLINK™ TRANSMITTER

与SN75LVDS81DGG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证